summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* r300/compiler: use limits from the compiler input instead of inline constantsMarek Olšák2010-09-041-5/+4
* r300/compiler: improve register allocation with indexable temporaries for VSMarek Olšák2010-09-041-17/+46
* r300/compiler: fix handling of indexed temporaries in peepholeMarek Olšák2010-09-041-1/+9
* r300/compiler: disable deadcode elimination for indexed dst operandsMarek Olšák2010-09-041-0/+14
* r300/compiler: allocate at least FS inputs if register allocation is disabledMarek Olšák2010-09-043-9/+52
* r300g: add a new debug option which disables compiler optimizationsMarek Olšák2010-09-046-6/+13
* r300/compiler: compute the final number of temporaries during translationMarek Olšák2010-09-041-7/+23
* r300/compiler: make optimizations not use 0.5 swizzles in vertex shadersMarek Olšák2010-09-045-1/+6
* r300/compiler: use peephole and constant folding for vertex shaders tooMarek Olšák2010-09-041-1/+3
* r300/compiler: remove unused enum OPCODE_REPL_ALPHAMarek Olšák2010-09-041-5/+0
* r300/compiler: refactor fragment shader compilationMarek Olšák2010-09-0419-165/+85
* r300/compiler: add new compiler parameter max_constantsMarek Olšák2010-09-046-10/+16
* r300/compiler: refactor vertex shader compilationMarek Olšák2010-09-0418-161/+140
* r300/compiler: remove a redundant parameter in rc_pair_regallocMarek Olšák2010-09-043-3/+4
* r300/compiler: remove a redundant parameter in rc_dataflow_deadcodeMarek Olšák2010-09-044-5/+5
* r300/compiler: use null-terminated array of transformation functionsMarek Olšák2010-09-044-15/+20
* r300/compiler: add new compiler parameter max_alu_instsMarek Olšák2010-09-0410-35/+36
* r300/compiler: put emulate_loop_state in radeon_compilerMarek Olšák2010-09-047-24/+20
* mesa/st: add missing _mesa_set_fetch_functions in st_get_tex_imageLuca Barbieri2010-09-041-0/+2
* mesa: fix up a commentBrian Paul2010-09-031-1/+2
* ir_to_mesa: Handle loops with loop controls setIan Romanick2010-09-031-4/+44
* r600c: add proper returns for some evergreen functionsAlex Deucher2010-09-032-2/+8
* r600c: emit DB_HTILE_DATA_BASE on evergreenAlex Deucher2010-09-031-4/+11
* mesa: Fix printf-like warning.Vinson Lee2010-09-022-2/+2
* mesa: Fix printf-like warnings.Vinson Lee2010-09-026-16/+16
* st/mesa: clamp gl_constants::MaxVarying against MAX_VARYINGBrian Paul2010-09-021-0/+1
* mesa: fix code generation for ir_unop_sqrtBrian Paul2010-09-021-2/+3
* mesa: fix some printf warnings with castsBrian Paul2010-09-024-10/+10
* ir_to_mesa: Load all the STATE_VAR elements of a builtin uniform to a temp.Eric Anholt2010-09-011-345/+291
* ir_to_mesa: Add a little helper for emitting link failure messages.Eric Anholt2010-09-011-24/+22
* mesa: Fix many printf-like warnings.Eric Anholt2010-09-014-12/+13
* mesa: Add __printf__ attribute to printf-like functions to get warnings.Eric Anholt2010-09-012-5/+10
* mesa/st: remove check for buffer/elements = 0Dave Airlie2010-09-021-3/+0
* mesa: fix out of bounds memory read in mipmap gen codeBrian Paul2010-09-011-5/+12
* mesa: more prog_execute.c debug codeBrian Paul2010-09-011-0/+7
* i965: DP2 produces a scalar result like DP3, DP4, etc.Eric Anholt2010-09-011-0/+1
* mesa: initialize dummy framebuffer and renderbuffer mutexesVladimir Vukicevic2010-09-011-0/+2
* r600: cube mipmap levels are aligned to 8 faces only starting from r7xxAndre Maasikas2010-09-011-3/+3
* ir_to_mesa: When emitting a pixel kill, flag that we did so.Eric Anholt2010-08-311-0/+3
* ir_to_mesa: Sort the uniform list we're adding to Parameters[] order.Eric Anholt2010-08-311-5/+41
* ir_to_mesa: Fix struct/class confusionnobled2010-08-311-1/+1
* ir_to_mesa: Set up our instruction nodes with zeroed data.Eric Anholt2010-08-311-0/+12
* ir_to_mesa: use RSQ+MUL instead of RSQ+RCP for SQRTMarek Olšák2010-08-311-1/+2
* i965: fix depth test on sandybridgeZhenyu Wang2010-08-313-3/+3
* Add talloc to osmesa library dependenciesJon TURNEY2010-08-301-2/+2
* Fix inverted version checks in check_extra.Kenneth Graunke2010-08-301-6/+12
* i965: Clear the cached constant buffer entry in the VS at control flow.Eric Anholt2010-08-301-1/+21
* i965: Align the number of payload regs to 2 again in 16-wide mode.Eric Anholt2010-08-301-1/+1
* i965: Apply the rest of the old-libdrm guard patch.Cedric Vivier2010-08-301-0/+13
* i965: Add support for loops to the new FS backend.Eric Anholt2010-08-301-4/+82
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 12:03:17 +0000