summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* mesa: Add GL API support for ARB_copy_imageJason Ekstrand2014-08-119-20/+446
* i965/fs: Keep track of the register that hold delta_x/delta_y.Matt Turner2014-08-111-0/+14
* i965: Mark branch unreachable in sampler state code.Matt Turner2014-08-111-1/+1
* mesa: simplify _mesa_update_draw_buffers()Brian Paul2014-08-111-7/+2
* mesa: fix assertion in _mesa_drawbuffers()Brian Paul2014-08-111-2/+3
* mesa: whitespace, 80-column wrapping in program.cBrian Paul2014-08-111-8/+11
* mesa: simplify/rename _mesa_init_program_struct()Brian Paul2014-08-111-34/+35
* st/mesa: use PRId64 for printing 64-bit intsBrian Paul2014-08-111-1/+4
* mesa: use PRId64 for printing 64-bit intsBrian Paul2014-08-112-21/+25
* mesa: define and use ALL_TYPE_BITS in varray.c codeBrian Paul2014-08-111-16/+17
* mesa: add comment that GL_CLIP_DISTANCE0 == GL_CLIP_PLANE0 in enable.cBrian Paul2014-08-111-2/+2
* i965: Don't check for format differences when using the blorp blitterNeil Roberts2014-08-111-54/+12
* i965/eu: Allow math on immediates on Broadwell.Kenneth Graunke2014-08-101-3/+6
* i965/eu: Update jump distance scaling for Broadwell.Kenneth Graunke2014-08-101-0/+4
* i965/eu: Refactor jump distance scaling to use a helper function.Kenneth Graunke2014-08-103-17/+32
* i965/eu: Set UIP on ELSE instructions on Broadwell.Kenneth Graunke2014-08-101-0/+6
* i965/eu: Make it clear that brw_patch_break_count only runs on Gen4-5.Kenneth Graunke2014-08-101-0/+2
* i965/eu: Make it clear that brw_find_loop_end only runs on Gen6+.Kenneth Graunke2014-08-101-0/+2
* i965/eu: Port Broadwell CMP destination type hack to brw_eu_emit.c.Kenneth Graunke2014-08-101-0/+8
* i965/eu: Explicitly disable instruction compaction on Broadwell for now.Kenneth Graunke2014-08-101-1/+1
* i965/eu: Use Haswell atomic messages on Broadwell.Kenneth Graunke2014-08-101-2/+2
* i965/eu: Change gen == 7 to gen >= 7 in a couple brw_eu_emit.c cases.Kenneth Graunke2014-08-101-2/+2
* i965/clip: Removing scissor atomBen Widawsky2014-08-101-2/+2
* i965/guardband: Enable for all viewport dimensions (GEN8+)Ben Widawsky2014-08-101-10/+20
* i965: Simplify viewport extents programming on GEN8Ben Widawsky2014-08-101-9/+15
* i965/guardband: Improve comments for guardband clippingBen Widawsky2014-08-101-4/+18
* i965: Support the allow_glsl_extension_directive_midshader option.Kenneth Graunke2014-08-102-0/+4
* i965/fs: set virtual_grf_count in assign_regs()Connor Abbott2014-08-101-0/+4
* i965/fs: don't read from uninitialized memory while assigning registersConnor Abbott2014-08-101-6/+6
* i965/fs: Fix bad whitespace.Matt Turner2014-08-101-2/+2
* radeon,r200: fix buffer validation after CS flushMarek Olšák2014-08-098-15/+8
* st/mesa: fix blit-based partial TexSubImage for 1D arraysMarek Olšák2014-08-091-0/+2
* st/mesa: fix DrawPixels(GL_STENCIL_INDEX)Marek Olšák2014-08-091-7/+4
* st/mesa: dump TGSI before calling into the driverMarek Olšák2014-08-091-12/+10
* i965: Get rid of backend_instruction::samplerChris Forbes2014-08-097-11/+0
* i965/vec4/Gen8: Use src1 for sampler_index instead of ->sampler fieldChris Forbes2014-08-092-7/+15
* i965/vec4/Gen4-7: Use src1 for sampler_index instead of ->sampler fieldChris Forbes2014-08-092-8/+15
* i965/vec4: Pass sampler index in src1 for texture opsChris Forbes2014-08-092-7/+11
* i965/vec4: Collect all emits of texture ops into one placeChris Forbes2014-08-091-26/+12
* i965/fs/Gen8: Pass sampler_index to generate_texChris Forbes2014-08-092-7/+14
* i965/fs/Gen4-7: Pass sampler_index to generate_texChris Forbes2014-08-092-7/+14
* i965/blorp: Put sampler index in src1 of texture opsChris Forbes2014-08-091-1/+2
* i965/fs: pass sampler as src1 of texture opChris Forbes2014-08-093-23/+25
* i965/fs: Collect all emits of texture ops for Gen5/6 into one placeChris Forbes2014-08-091-13/+18
* i965/fs: Collect all emits of texture ops for Gen4 into one placeChris Forbes2014-08-091-20/+11
* i965: Emit a performance warning on conditional rendering.Kenneth Graunke2014-08-081-0/+5
* i965: Set ExecSize to 16 for loop instructions in SIMD16 shaders.Kenneth Graunke2014-08-081-5/+8
* i965/eu: Merge brw_CONT and gen6_CONT.Kenneth Graunke2014-08-084-28/+7
* i965/eu: Drop redundant brw_set_src0/brw_set_dest from gen6_CONT.Kenneth Graunke2014-08-081-2/+0
* mesa: Fold _mesa_uniform_merge_location_offset into its only callerIan Romanick2014-08-073-48/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-17 02:07:38 +0000