index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
i965: Move brw_cs_fill_local_id_payload() to libi965_compiler
Kristian Høgsberg Kristensen
2015-12-11
4
-40
/
+43
*
i965/gen9: Don't do fast clears when GL_FRAMEBUFFER_SRGB is enabled
Neil Roberts
2015-12-11
1
-0
/
+11
*
i965/gen9: Allow fast clears for non-MSRT SRGB buffers
Neil Roberts
2015-12-11
1
-1
/
+2
*
i965/gen9: Resolve SRGB color buffers when GL_FRAMEBUFFER_SRGB enabled
Neil Roberts
2015-12-11
1
-0
/
+27
*
i965/gen8+: Don't upload the MCS buffer for single-sampled textures
Neil Roberts
2015-12-11
1
-1
/
+5
*
i965/meta-fast-clear: Disable GL_FRAMEBUFFER_SRGB during clear
Neil Roberts
2015-12-11
1
-0
/
+16
*
mesa/shader: return correct attribute location for double matrix arrays
Dave Airlie
2015-12-11
1
-3
/
+8
*
nir: Get rid of *_indirect variants of input/output load/store intrinsics
Jason Ekstrand
2015-12-10
5
-139
/
+138
*
i965/fs_nir: Refactor store_output, load_input, and load_uniform
Jason Ekstrand
2015-12-10
1
-26
/
+19
*
blit: Don't take into account the Mesa format when checking MSRT blit
Neil Roberts
2015-12-10
1
-13
/
+15
*
i965: Check base format to determine whether to use tiled memcpy
Neil Roberts
2015-12-10
2
-6
/
+8
*
i965/gen8: Allow rendering to B8G8R8X8
Neil Roberts
2015-12-10
1
-4
/
+5
*
i965/gen9: Allow fast clear for MSRT formats matching render
Neil Roberts
2015-12-10
1
-4
/
+11
*
i965/gen9/fast-clear: Handle linear→SRGB conversion
Neil Roberts
2015-12-10
1
-0
/
+11
*
i965: Enable ARB_compute_shader extension on supported hardware
Jordan Justen
2015-12-09
2
-5
/
+8
*
i965/nir: Implement shared variable atomic operations
Jordan Justen
2015-12-09
2
-0
/
+60
*
i965: Lower shared variable references to intrinsic calls
Jordan Justen
2015-12-09
1
-0
/
+3
*
i965: Enable shared local memory for CS shared variables
Jordan Justen
2015-12-09
3
-0
/
+27
*
i965/fs: Handle nir shared variable store intrinsic
Jordan Justen
2015-12-09
1
-0
/
+48
*
i965/fs: Handle nir shared variable load intrinsic
Jordan Justen
2015-12-09
1
-0
/
+28
*
i965: Disable vector splitting on shared variables
Jordan Justen
2015-12-09
1
-0
/
+1
*
glsl: Add lowering pass for shared variable references
Jordan Justen
2015-12-09
1
-0
/
+7
*
mesa: invalidate pipeline status after glUseProgramStages
Tapani Pälli
2015-12-10
1
-0
/
+2
*
mesa/varray: set double arrays to non-normalised.
Dave Airlie
2015-12-10
1
-1
/
+1
*
mesa: fix ID usage for buffer warnings
Brian Paul
2015-12-09
1
-6
/
+12
*
mesa: Fix a typo in a comment
Andreas Boll
2015-12-09
1
-1
/
+1
*
meta: Fix a typo in a print message
Andreas Boll
2015-12-09
1
-1
/
+1
*
mesa: Fix typos in print messages
Andreas Boll
2015-12-09
2
-2
/
+2
*
mesa: detect inefficient buffer use and report through debug output
Brian Paul
2015-12-09
2
-0
/
+59
*
i965: Resolve color and flush for all active shader images in intel_update_st...
Francisco Jerez
2015-12-09
1
-0
/
+18
*
i965: Document inconsistent units the URB size is represented in.
Francisco Jerez
2015-12-09
2
-1
/
+12
*
i965: Hook up L3 partitioning state atom.
Francisco Jerez
2015-12-09
2
-2
/
+6
*
i965: Work around L3 state leaks during context switches.
Francisco Jerez
2015-12-09
4
-5
/
+73
*
i965: Add debug flag to print out the new L3 state during transitions.
Francisco Jerez
2015-12-09
3
-0
/
+19
*
i965: Implement L3 state atom.
Francisco Jerez
2015-12-09
3
-0
/
+88
*
i965: Calculate appropriate L3 partition weights for the current pipeline state.
Francisco Jerez
2015-12-09
2
-0
/
+54
*
i965: Implement selection of the closest L3 configuration based on a vector o...
Francisco Jerez
2015-12-09
1
-0
/
+95
*
i965: Define and use REG_MASK macro to make masked MMIO writes slightly more ...
Francisco Jerez
2015-12-09
4
-3
/
+9
*
i965/hsw: Enable L3 atomics.
Francisco Jerez
2015-12-09
1
-0
/
+14
*
i965: Implement programming of the L3 configuration.
Francisco Jerez
2015-12-09
1
-0
/
+95
*
i965: Import tables enumerating the set of validated L3 configurations.
Francisco Jerez
2015-12-09
2
-0
/
+168
*
i965: Add slice count to the brw_device_info structure.
Francisco Jerez
2015-12-09
2
-0
/
+25
*
i965/gen8: Don't add workaround bits to PIPE_CONTROL stalls if DC flush is set.
Francisco Jerez
2015-12-09
1
-1
/
+3
*
i965: Define state flag to signal that the URB size has been altered.
Francisco Jerez
2015-12-09
3
-0
/
+6
*
i965: Keep track of whether LRI is allowed in the context struct.
Francisco Jerez
2015-12-09
2
-1
/
+8
*
i965: Adjust gen check in can_do_pipelined_register_writes
Francisco Jerez
2015-12-09
1
-2
/
+5
*
i965: Define symbolic constants for some useful L3 cache control registers.
Francisco Jerez
2015-12-09
1
-0
/
+53
*
glsl_to_tgsi: Skip useless comparison instructions.
Matt Turner
2015-12-08
1
-2
/
+14
*
i965: Make uniform offsets be in terms of bytes
Jason Ekstrand
2015-12-07
6
-22
/
+49
*
i965/nir_uniforms: Replace comps_per_unit with an is_scalar boolean
Jason Ekstrand
2015-12-07
1
-13
/
+15
[prev]
[next]