summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* Revert "i965: Call intel_prepare_render() from intel_update_state()"Kenneth Graunke2017-07-201-2/+0
* mesa: remove useless assert in _mesa_TextureView()Samuel Pitoiset2017-07-201-1/+0
* mesa: remove duplicated code around framebuffer_renderbuffer()Samuel Pitoiset2017-07-201-47/+23
* mesa: remove one extra check in _mesa_DeleteTextures()Samuel Pitoiset2017-07-201-5/+0
* mesa: make _mesa_generate_texture_mipmap() staticSamuel Pitoiset2017-07-202-10/+6
* mesa: inline save_array_object()Samuel Pitoiset2017-07-201-14/+1
* mesa: inline remove_array_object()Samuel Pitoiset2017-07-201-15/+1
* mesa: tidy up _mesa_DeleteVertexArrays()Samuel Pitoiset2017-07-201-13/+12
* mesa: remove useless assert in texture_storage()Samuel Pitoiset2017-07-201-1/+0
* mesa: pass the 'caller' function to texstorage()Samuel Pitoiset2017-07-201-9/+11
* mesa: make _mesa_texture_storage() staticSamuel Pitoiset2017-07-202-19/+12
* i965: Represent depth surfaces with islTopi Pohjolainen2017-07-203-48/+94
* i965: Drop redundant check for non-tiled depth bufferTopi Pohjolainen2017-07-202-4/+2
* i965/miptree: Prepare 3D surfaces with physical 2D layoutTopi Pohjolainen2017-07-201-17/+22
* i965/miptree: Prepare aux state map for isl basedTopi Pohjolainen2017-07-201-3/+18
* i965/miptree: Represent y-tiled stencil copies with islTopi Pohjolainen2017-07-201-5/+4
* i965/miptree: Represent w-tiled stencil surfaces with islTopi Pohjolainen2017-07-203-20/+36
* i965/miptree: Prepare compressed offsets for isl basedTopi Pohjolainen2017-07-201-1/+1
* i965/miptree: Add support for imported bo offsets for isl basedTopi Pohjolainen2017-07-201-0/+13
* i965/fbo: Add support for isl-based miptrees in rb wrapperTopi Pohjolainen2017-07-201-0/+4
* i965: Prepare image setup from miptree for isl basedTopi Pohjolainen2017-07-201-2/+9
* i965: Prepare tex, img and rt state emission for isl based miptreesTopi Pohjolainen2017-07-201-5/+16
* i965: Refactor miptree to isl converter and adjustmentTopi Pohjolainen2017-07-201-46/+57
* i965: Prepare tex (sub)image for isl basedTopi Pohjolainen2017-07-202-5/+23
* i965/wm: Prepare image surfaces for isl basedTopi Pohjolainen2017-07-201-0/+6
* i965/wm: Fix number of layers in 3D imagesTopi Pohjolainen2017-07-201-3/+13
* i965/miptree: Prepare intel_miptree_copy() for isl basedTopi Pohjolainen2017-07-201-4/+16
* i965: Prepare blit engine for isl based miptreesTopi Pohjolainen2017-07-201-5/+11
* i965/miptree: Store chars-per-pixel even for isl basedTopi Pohjolainen2017-07-201-0/+1
* i965/miptree: Switch to isl_surf::row_pitchTopi Pohjolainen2017-07-2013-66/+48
* i965/miptree: Take interleaving into account in stencil pitchTopi Pohjolainen2017-07-203-58/+20
* i965/miptree: Switch to isl_surf::tilingTopi Pohjolainen2017-07-2015-133/+128
* i965/miptree: Use isl_tiling_to_i915_tiling()Topi Pohjolainen2017-07-202-14/+1
* i965/miptree: Switch to isl_surf::samplesTopi Pohjolainen2017-07-2011-49/+43
* i965/miptree: Use num_samples of 1 instead of 0 for single-sampledTopi Pohjolainen2017-07-2010-32/+38
* i965/miptree: Switch to isl_surf::msaa_layoutTopi Pohjolainen2017-07-206-131/+30
* mesa: check API profile for GL_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTIONBrian Paul2017-07-191-1/+1
* drirc: whitelist War Thunder (Wine) for glthreadMarek Olšák2017-07-191-0/+3
* dri/common: use designated initializers for OptConfElemsEmil Velikov2017-07-191-1/+4
* swrast: add dri2ConfigQueryExtension to the correct extension listEmil Velikov2017-07-191-1/+0
* radeon: remove local vblank_mode optionEmil Velikov2017-07-191-2/+0
* i915: remove local vblank_mode optionEmil Velikov2017-07-191-1/+0
* i965: remove local vblank_mode optionEmil Velikov2017-07-191-1/+0
* i965/blorp: Use the return value of brw_emit_reloc.Kenneth Graunke2017-07-181-3/+3
* i965: Delete dead brw_program_reloc function.Kenneth Graunke2017-07-181-15/+0
* i965: Convert WM_STATE to genxml on gen4-5.Rafael Antognolli2017-07-186-437/+153
* i965: Convert CLIP_STATE to genxml.Rafael Antognolli2017-07-184-215/+100
* i965/gen4: Set tile offsets to zero after depth rebaseTopi Pohjolainen2017-07-181-4/+6
* i965: Refactor check for separate stencilTopi Pohjolainen2017-07-181-4/+20
* i965/wm: Use level offsets directlyTopi Pohjolainen2017-07-181-2/+2