summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
...
* i965: Silence warning.Matt Turner2015-11-131-2/+2
* i965: Don't write beyond allocated memory.Juha-Pekka Heikkila2015-11-131-1/+1
* i965: Use BRW_MRF_COMPR4 macro in more places.Matt Turner2015-11-134-6/+6
* i965: Combine register file field.Matt Turner2015-11-137-34/+27
* i965: Replace HW_REG with ARF/FIXED_GRF.Matt Turner2015-11-1313-211/+157
* i965/fs: Set stride correctly for immediates in fs_reg(brw_reg).Matt Turner2015-11-131-0/+6
* i965/fs: Handle type-V immediates in brw_reg_from_fs_reg().Matt Turner2015-11-131-0/+3
* i965: Rename GRF to VGRF.Matt Turner2015-11-1330-194/+194
* i965: Move BAD_FILE from the beginning of enum register_file.Matt Turner2015-11-131-1/+1
* i965: Initialize registers.Matt Turner2015-11-133-2/+18
* i965: Use brw_reg's nr field to store register number.Matt Turner2015-11-1325-290/+276
* i965: Unwrap some lines.Matt Turner2015-11-134-12/+4
* i965/vec4: Remove swizzle/writemask fields from src/dst_reg.Matt Turner2015-11-132-8/+1
* i965: Remove fixed_hw_reg field from backend_reg.Matt Turner2015-11-1311-162/+139
* i965: Use immediate storage in inherited brw_reg.Matt Turner2015-11-1310-95/+96
* i965: Add and use enum brw_reg_file.Matt Turner2015-11-134-19/+23
* i965: Reorganize brw_reg fields.Matt Turner2015-11-131-8/+8
* i965: Make 'dw1' and 'bits' unnamed structures in brw_reg.Matt Turner2015-11-1314-178/+185
* i965: Delete type field from backend_reg.Matt Turner2015-11-131-1/+0
* i965: Delete abs/negate fields from backend_reg.Matt Turner2015-11-133-5/+2
* i965: Make backend_reg inherit from brw_reg.Matt Turner2015-11-131-3/+3
* i965/fs: Replace nested ternary with if ladder.Matt Turner2015-11-131-6/+7
* mesa: minor comment fix in blend.cBrian Paul2015-11-131-1/+1
* mesa: Replace gl_extensions::EXT_texture3D with ::dummy_trueNanley Chery2015-11-123-4/+2
* mesa: fix MSVC build break in extensions.hBrian Paul2015-11-121-1/+3
* gallium: add support for gl_HelperInvocation semanticIlia Mirkin2015-11-121-1/+3
* glsl: add gl_HelperInvocation system valueIlia Mirkin2015-11-121-0/+1
* mesa: In helpers, only check driver capability for metaNanley Chery2015-11-125-1/+20
* mesa/extensions: Prefix global struct and extension typeNanley Chery2015-11-122-23/+23
* mesa: Generate a helper function for each extensionNanley Chery2015-11-123-22/+44
* mesa/extensions: Replace extension::api_set with ::versionNanley Chery2015-11-122-336/+331
* mesa/extensions: Use _mesa_extension_supported()Nanley Chery2015-11-122-46/+14
* mesa/extensions: Create _mesa_extension_supported()Nanley Chery2015-11-121-0/+18
* mesa/extensions: Add extension::versionNanley Chery2015-11-122-320/+334
* mesa/extensions: Move entries entries to separate fileNanley Chery2015-11-123-325/+327
* mesa/extensions: Wrap array entries in macrosNanley Chery2015-11-121-327/+328
* mesa/extensions: Remove array sentinelNanley Chery2015-11-121-18/+25
* i965: Check instructions appear only on supported hardware.Matt Turner2015-11-121-0/+254
* i965: Add initial assembly validation pass.Matt Turner2015-11-125-0/+174
* i965: Add annotation_insert_error() and support for printing errors.Matt Turner2015-11-122-7/+71
* i965: Combine assembly annotations if possible.Matt Turner2015-11-121-5/+18
* i965: Set annotation_info's mem_ctx.Matt Turner2015-11-123-2/+5
* i965: Don't consider control flow instructions to have sources.Matt Turner2015-11-121-8/+8
* i965: Fill out instruction list.Matt Turner2015-11-123-14/+42
* i965: Consolidate is_3src() functions.Matt Turner2015-11-123-8/+7
* mesa: validate precision of varyings during ValidateProgramPipelineTapani Pälli2015-11-123-0/+80
* i965/fs/nir: fix the number of register written by FS_OPCODE_GET_BUFFER_SIZESamuel Iglesias Gonsálvez2015-11-121-2/+14
* i965/skl/gt4: Fix URB programming restriction.Ben Widawsky2015-11-111-0/+9
* st/mesa: implement ARB_clear_textureIlia Mirkin2015-11-112-0/+30
* mesa: add ARB_enhanced_layoutsTimothy Arceri2015-11-122-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-13 15:18:31 +0000