summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* i965: warning fixEric Anholt2009-08-041-1/+1
* mesa: log the shader checksumBrian Paul2009-08-041-1/+1
* mesa: compute, print shader checksumBrian Paul2009-08-041-2/+6
* mesa: added gl_shader::SourceChecksum field (for debug purposes)Brian Paul2009-08-041-0/+1
* mesa: added _mesa_str_checksum()Brian Paul2009-08-042-0/+17
* mesa: clean-up error debug/count codeBrian Paul2009-08-041-30/+41
* mesa: reset ErrorDebugCount to zero in glGetString()Brian Paul2009-08-041-0/+1
* mesa: better texture dump/debug codeBrian Paul2009-08-041-52/+45
* mesa: more error message info for vertex pointer functionsBrian Paul2009-08-041-6/+12
* mesa: more glGetTexImage() error checking consolidation, new assertionBrian Paul2009-08-041-8/+12
* i965: Fix RECT shadow sampling by not losing the other texcoords.Eric Anholt2009-08-041-1/+5
* i965: Assert that the offset in the VBO is below the VBO size.Eric Anholt2009-08-031-0/+14
* i965: Even if no VS inputs are set, still load some amount of URB as required.Eric Anholt2009-08-031-0/+11
* i965: Make sure the VS URB size is big enough to fit a VF VUE.Eric Anholt2009-08-031-2/+8
* i965: Don't emit bad packets when no VBs are referenced.Eric Anholt2009-08-031-0/+22
* i965: Calculate enabled[] and nr_enabled once and re-use the values.Eric Anholt2009-08-032-29/+18
* typo fixRobert Ellison2009-08-031-1/+1
* mesa: fix up some GLAPI XMLRobert Ellison2009-08-033-38/+100
* radeon: more fixes for compressed texturesRoland Scheidegger2009-08-042-11/+30
* radeon: Fix inverted test for disabling flushing of front buffer output.Eric Anholt2009-08-031-1/+1
* intel: Fix inverted test for disabling flushing of front buffer output.Eric Anholt2009-08-031-1/+1
* intel: Wait on the last swapbuffers to complete before queuing a new one.Eric Anholt2009-08-033-0/+28
* r600: add some new r7xx pci idsAlex Deucher2009-08-032-0/+10
* texenv: Use VP->Current, since _Current isn't updated at this point.Eric Anholt2009-08-031-1/+1
* texenv: Match state.c in deciding whether we'll be using a vertex shader.Eric Anholt2009-08-031-0/+1
* texenv: Add missing dependency on VP changes.Eric Anholt2009-08-031-1/+2
* egl: Replace IsBound by a pointer to the binding.Chia-I Wu2009-08-031-2/+2
* r600: add some missing pci idsAlex Deucher2009-08-032-0/+4
* r600: fix the build when RADEON_DEBUG_BO is setAlex Deucher2009-08-031-1/+1
* r600: fix r600SetTexOffsetAlex Deucher2009-08-033-5/+39
* r600: handle state emit betterAlex Deucher2009-08-023-8/+16
* r600: Logic Operations Fixvehemens2009-08-021-5/+37
* r600: fix regression in texenvAlex Deucher2009-08-023-60/+37
* r300: Fix a regression on non-KMSNicolai Hähnle2009-08-021-8/+11
* r600: fix rectangle texturesAlex Deucher2009-08-012-11/+27
* r300: Fix corner-case of KIL on R300Nicolai Hähnle2009-08-012-51/+60
* r300: Fix Z buffer re-emit after window resizeNicolai Hähnle2009-08-012-5/+9
* mesa st: Use POT texture for draw pixels operations if NPOT texture is not su...Patrice Mandin2009-08-011-10/+58
* mesa st: Move logbase2 function to util/u_math.hPatrice Mandin2009-08-011-13/+4
* radeon: fix r100/r200 compressed texture strideRoland Scheidegger2009-07-312-6/+12
* radeon: s/r300/radeon in shared code error messageRoland Scheidegger2009-07-311-1/+1
* radeon: Cliprects has to be updated before doing anything with clip rectanglesPauli Nieminen2009-07-311-1/+2
* radeon: Remove unused variable from context.Pauli Nieminen2009-07-312-3/+0
* r600: make sure bos are valid before usign thatAlex Deucher2009-07-312-0/+15
* r600: fix reloc setupAlex Deucher2009-07-311-37/+31
* r600: remove unused offset_mod stuffAlex Deucher2009-07-316-81/+14
* r600: ensure we have enough room for full state emitAlex Deucher2009-07-314-12/+5
* r600: unify state emit into one functionAlex Deucher2009-07-313-28/+34
* r600: re-arrange state setup and emit so they are not mixedAlex Deucher2009-07-314-108/+130
* Rename TGSI LOOP instruction to better match theri usage.Michal Krol2009-07-312-3/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 15:46:12 +0000