index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965/fs: Extend back-end interface for limiting the shader dispatch width.
Francisco Jerez
2016-05-27
3
-23
/
+22
*
i965/fs: Implement SIMD32 register allocation support.
Francisco Jerez
2016-05-27
3
-8
/
+9
*
i965/fs: Remove pre-Gen7 register allocation class micro-optimization.
Francisco Jerez
2016-05-27
1
-18
/
+3
*
i965/fs: Don't mutate multi-component arguments in sampler payload set-up.
Francisco Jerez
2016-05-27
1
-58
/
+32
*
i965/fs: Fix multiple ACP interference during copy propagation.
Francisco Jerez
2016-05-27
1
-6
/
+2
*
i965/fs: Fix cmod propagation not to propagate non-identity cmod into CMP(N).
Francisco Jerez
2016-05-27
1
-0
/
+12
*
i965/fs: Estimate number of registers written correctly in opt_register_renam...
Francisco Jerez
2016-05-27
1
-2
/
+2
*
i965/fs: Add (sub)reg_offset asserts to brw_reg_from_fs_reg.
Francisco Jerez
2016-05-27
1
-0
/
+2
*
i965/fs: Reset reg_offset of the original destination to zero in compute_to_m...
Francisco Jerez
2016-05-27
1
-0
/
+1
*
i965/fs: Skip remove_duplicate_mrf_writes() during SIMD32 runs.
Francisco Jerez
2016-05-27
1
-1
/
+1
*
i965/fs: Use SIMD8 SSBO GET_BUFFER_SIZE message regardless of the dispatch wi...
Francisco Jerez
2016-05-27
1
-22
/
+18
*
i965/fs: Don't emit duplicated SSBO GET_BUFFER_SIZE instruction unnecessarily.
Francisco Jerez
2016-05-27
1
-1
/
+0
*
i965/fs: Emit fixed width memory fence opcode regardless of the dispatch width.
Francisco Jerez
2016-05-27
1
-2
/
+3
*
i965/fs: Return 32 bit mask from fs_builder::sample_mask().
Francisco Jerez
2016-05-27
1
-1
/
+3
*
i965/fs: Emit fixed-width null register regardless of the dispatch width.
Francisco Jerez
2016-05-27
1
-8
/
+4
*
i965/fs: Fix half() to handle more exotic register files.
Francisco Jerez
2016-05-27
1
-21
/
+4
*
i965/fs: Fix horiz_offset() to handle ARF and HW GRF register files.
Francisco Jerez
2016-05-27
1
-4
/
+10
*
i965/fs: Clean up remaining uses of fs_inst::reads_flag and ::writes_flag.
Francisco Jerez
2016-05-27
5
-24
/
+12
*
i965/fs: Keep track of flag dependencies with byte granularity during schedul...
Francisco Jerez
2016-05-27
1
-10
/
+31
*
i965/fs: Track flag register liveness with byte granularity.
Francisco Jerez
2016-05-27
2
-25
/
+9
*
i965/fs: Define methods to calculate the flag subset read or written by an fs...
Francisco Jerez
2016-05-27
2
-11
/
+67
*
i965/fs: Expose arbitrary channel execution groups to the IR.
Francisco Jerez
2016-05-27
6
-32
/
+35
*
i965/ir: Make BROADCAST emit an unmasked single-channel move.
Francisco Jerez
2016-05-27
4
-3
/
+17
*
i965/fs: Allow specifying arbitrary quarter control to FIND_LIVE_CHANNEL.
Francisco Jerez
2016-05-27
1
-7
/
+12
*
i965/fs: Allow specifying arbitrary execution sizes up to 32 to FIND_LIVE_CHA...
Francisco Jerez
2016-05-27
1
-8
/
+17
*
i965/fs: Lower 32-wide scratch writes in the generator.
Francisco Jerez
2016-05-27
1
-6
/
+24
*
i965/fs: Implement scratch reads and writes of 4 GRFs at a time.
Francisco Jerez
2016-05-27
3
-21
/
+18
*
i965/eu: Fix Gen7+ DP scratch message size calculation on Gen7.
Francisco Jerez
2016-05-27
1
-1
/
+4
*
i965/eu: Set execution size explicitly for memory fence send message.
Francisco Jerez
2016-05-27
1
-4
/
+7
*
i965/eu: Consider QtrCtrl 3Q-4Q in typed surface message descriptor setup.
Francisco Jerez
2016-05-27
1
-6
/
+6
*
i965/fs: Clean up remaining uses of dispatch_width in the generator.
Francisco Jerez
2016-05-27
3
-9
/
+8
*
i965/eu: Remove brw_codegen::compressed and ::compressed_stack.
Francisco Jerez
2016-05-27
3
-11
/
+5
*
i965/eu: Use current exec size instead of p->compressed in surface message ge...
Francisco Jerez
2016-05-27
1
-6
/
+8
*
i965/fs: No need to reset predicate control after emitting some instructions.
Francisco Jerez
2016-05-27
1
-2
/
+0
*
i965/fs: Pass current execution size to brw_IF() and brw_DO().
Francisco Jerez
2016-05-27
1
-2
/
+2
*
i965/eu: Stop using p->compressed to specify the exec size of control flow in...
Francisco Jerez
2016-05-27
1
-13
/
+11
*
i965/fs: Extend region width calculation to allow arbitrary execution sizes.
Francisco Jerez
2016-05-27
1
-16
/
+23
*
i965/fs: Pass the compression mode to brw_reg_from_fs_reg().
Kenneth Graunke
2016-05-27
1
-5
/
+6
*
i965/fs: Simplify per-instruction compression control setup in generator.
Francisco Jerez
2016-05-27
1
-27
/
+17
*
i965/fs: No need to set compression control at the top of generate_code().
Francisco Jerez
2016-05-27
1
-2
/
+0
*
i965/eu: Fix a bunch of compression control bugs in the generator.
Francisco Jerez
2016-05-27
2
-10
/
+9
*
i965/eu: Define alternative interface for setting compression and group contr...
Francisco Jerez
2016-05-27
2
-0
/
+75
*
i965/fs: Remove FS_OPCODE_PACK_STENCIL_REF virtual instruction.
Francisco Jerez
2016-05-27
5
-52
/
+2
*
i965/fs: Remove extract virtual opcodes.
Francisco Jerez
2016-05-27
5
-53
/
+9
*
i965: Define brw_int_type() helper.
Francisco Jerez
2016-05-27
1
-0
/
+20
*
i965/fs: Remove manual splitting of DDY ops in the generator.
Francisco Jerez
2016-05-27
1
-37
/
+1
*
i965/fs: Remove manual unrolling of BFI instructions from the generator.
Francisco Jerez
2016-05-27
1
-34
/
+2
*
i965/fs: Drop Gen7 CMP SIMD unrolling workaround from the generator.
Francisco Jerez
2016-05-27
1
-36
/
+10
*
i965/fs: Drop lowering code for a few three-source instructions from the gene...
Francisco Jerez
2016-05-27
1
-47
/
+4
*
i965/fs: Set default access mode to Align1 for all instructions in the genera...
Francisco Jerez
2016-05-27
1
-0
/
+1
[next]