summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* mesa: Fix a typo in a commentAndreas Boll2015-12-091-1/+1
* meta: Fix a typo in a print messageAndreas Boll2015-12-091-1/+1
* mesa: Fix typos in print messagesAndreas Boll2015-12-092-2/+2
* mesa: detect inefficient buffer use and report through debug outputBrian Paul2015-12-092-0/+59
* i965: Resolve color and flush for all active shader images in intel_update_st...Francisco Jerez2015-12-091-0/+18
* i965: Document inconsistent units the URB size is represented in.Francisco Jerez2015-12-092-1/+12
* i965: Hook up L3 partitioning state atom.Francisco Jerez2015-12-092-2/+6
* i965: Work around L3 state leaks during context switches.Francisco Jerez2015-12-094-5/+73
* i965: Add debug flag to print out the new L3 state during transitions.Francisco Jerez2015-12-093-0/+19
* i965: Implement L3 state atom.Francisco Jerez2015-12-093-0/+88
* i965: Calculate appropriate L3 partition weights for the current pipeline state.Francisco Jerez2015-12-092-0/+54
* i965: Implement selection of the closest L3 configuration based on a vector o...Francisco Jerez2015-12-091-0/+95
* i965: Define and use REG_MASK macro to make masked MMIO writes slightly more ...Francisco Jerez2015-12-094-3/+9
* i965/hsw: Enable L3 atomics.Francisco Jerez2015-12-091-0/+14
* i965: Implement programming of the L3 configuration.Francisco Jerez2015-12-091-0/+95
* i965: Import tables enumerating the set of validated L3 configurations.Francisco Jerez2015-12-092-0/+168
* i965: Add slice count to the brw_device_info structure.Francisco Jerez2015-12-092-0/+25
* i965/gen8: Don't add workaround bits to PIPE_CONTROL stalls if DC flush is set.Francisco Jerez2015-12-091-1/+3
* i965: Define state flag to signal that the URB size has been altered.Francisco Jerez2015-12-093-0/+6
* i965: Keep track of whether LRI is allowed in the context struct.Francisco Jerez2015-12-092-1/+8
* i965: Adjust gen check in can_do_pipelined_register_writesFrancisco Jerez2015-12-091-2/+5
* i965: Define symbolic constants for some useful L3 cache control registers.Francisco Jerez2015-12-091-0/+53
* glsl_to_tgsi: Skip useless comparison instructions.Matt Turner2015-12-081-2/+14
* i965: Make uniform offsets be in terms of bytesJason Ekstrand2015-12-076-22/+49
* i965/nir_uniforms: Replace comps_per_unit with an is_scalar booleanJason Ekstrand2015-12-071-13/+15
* i965/nir: Remove unused indirect handlingJason Ekstrand2015-12-071-33/+11
* i965/state: Get rid of dword_pitch arguments to buffer functionsJason Ekstrand2015-12-076-38/+19
* i965/vec4: Use a stride of 1 and byte offsets for UBOsJason Ekstrand2015-12-073-27/+7
* i965/fs: Use a stride of 1 and byte offsets for UBOsJason Ekstrand2015-12-073-16/+13
* i965/vec4: Use byte offsets for UBO pulls on Sandy BridgeJason Ekstrand2015-12-073-10/+31
* i965: Fix texture views of 2d array surfacesBen Widawsky2015-12-071-2/+2
* i965: Add brw_device_info::min_ds_entries field.Kenneth Graunke2015-12-072-0/+12
* i965: Add state bits for tess stagesChris Forbes2015-12-074-2/+28
* i965: Add backend structures for tess stagesChris Forbes2015-12-076-0/+98
* i965: Set core tessellation-related limitsChris Forbes2015-12-071-2/+6
* i965: Request lowering of gl_TessLevel* from float[] to vec4s.Kenneth Graunke2015-12-071-0/+2
* i965: Create new files for HS/DS/TE state upload code.Kenneth Graunke2015-12-0710-110/+271
* mesa: remove _mesa_tex_target_is_arrayAlejandro Piñeiro2015-12-072-17/+0
* i965: use _mesa_is_array_texture instead of _mesa_tex_target_is_arrayAlejandro Piñeiro2015-12-072-2/+2
* i965: Add defines for gather push constantsAbdiel Janulgue2015-12-071-0/+19
* mesa: move GLES checks for SSO input/output validationTimothy Arceri2015-12-071-22/+23
* mesa: move GL_INVALID_OPERATION error to rendering callTimothy Arceri2015-12-073-25/+15
* mesa: move pipeline input/output validation inside _mesa_validate_program_pip...Timothy Arceri2015-12-071-15/+15
* glsl: re-validate program pipeline after sampler changeTimothy Arceri2015-12-071-0/+4
* radeon: const correctnessGiuseppe Bilotta2015-12-041-1/+1
* radeon: whitespace cleanupGiuseppe Bilotta2015-12-041-2/+2
* mesa/tests: add KHR_debug GLES glGetPointervKHR entry pointsEmil Velikov2015-12-041-1/+4
* i965/vec4: Stop pretending to support indirect output storesJason Ekstrand2015-12-031-9/+3
* i965/vec4: Get rid of the nir_inputs arrayJason Ekstrand2015-12-033-40/+13
* mesa: rework the meaning of gl_debug_message::lengthEmil Velikov2015-12-031-16/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 05:35:09 +0000