index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
Commit message (
Expand
)
Author
Age
Files
Lines
*
mesa: Add extern "C" guards to shaderimage.h to allow inclusion from C++ code.
Francisco Jerez
2015-05-04
1
-0
/
+8
*
mesa: Export shader image format to mesa format conversion function.
Francisco Jerez
2015-05-04
2
-5
/
+12
*
swrast: Fix rgba_draw_pixels with GL_COLOR_INDEX
Iago Toral Quiroga
2015-05-04
1
-3
/
+26
*
i965: Add memory fence opcode.
Francisco Jerez
2015-05-04
6
-0
/
+87
*
i965: Add typed surface access opcodes.
Francisco Jerez
2015-05-04
9
-0
/
+261
*
i965: Add untyped surface write opcode.
Francisco Jerez
2015-05-04
9
-0
/
+81
*
i965: Reorder sources of the untyped atomic opcode.
Francisco Jerez
2015-05-04
4
-6
/
+6
*
i965: Pass the number of components as a source of the untyped surface read o...
Francisco Jerez
2015-05-04
4
-6
/
+10
*
i965/vec4: Add support for untyped surface message sends from GRF.
Francisco Jerez
2015-05-04
3
-16
/
+14
*
i965: Don't request untyped atomic writeback message if the destination is null.
Francisco Jerez
2015-05-04
2
-2
/
+3
*
i965: Simplify generator code for untyped surface messages.
Francisco Jerez
2015-05-04
4
-87
/
+18
*
i965: Fix the untyped surface opcodes to deal with indirect surface access.
Francisco Jerez
2015-05-04
4
-82
/
+99
*
i965: Upload atomic buffer state for compute shaders
Jordan Justen
2015-05-02
4
-1
/
+29
*
i965/cs: Emit MEDIA_STATE_FLUSH after WALKER
Jordan Justen
2015-05-02
2
-0
/
+6
*
i965/cs: Implement brw_emit_gpgpu_walker
Jordan Justen
2015-05-02
2
-1
/
+51
*
i965/state: Emit pipeline select when changing pipelines
Jordan Justen
2015-05-02
4
-6
/
+36
*
i965: Implement DispatchCompute() back-end
Paul Berry
2015-05-02
4
-0
/
+127
*
main/cs: Implement front end code for glDispatchCompute().
Paul Berry
2015-05-02
1
-1
/
+19
*
mesa/cs: Add DispatchCompute() to driver function table.
Paul Berry
2015-05-02
1
-0
/
+7
*
i965/cs: Emit state base address
Jordan Justen
2015-05-02
2
-1
/
+3
*
i965/fs: Add CS shader time support
Jordan Justen
2015-05-02
4
-2
/
+33
*
i965/cs: Upload brw_cs_state
Jordan Justen
2015-05-02
4
-0
/
+109
*
i965/cs: Support CS program precompile
Jordan Justen
2015-05-02
4
-0
/
+41
*
i965: Add brw_setup_tex_for_precompile. Use in VS, GS & FS.
Jordan Justen
2015-05-02
3
-24
/
+24
*
i965/cs: Emit compute shader code and upload programs
Jordan Justen
2015-05-02
3
-0
/
+212
*
i965/cs: Set invocation counts based on max_cs_threads
Jordan Justen
2015-05-02
1
-0
/
+24
*
i965/cs: Add max_cs_threads
Jordan Justen
2015-05-02
4
-1
/
+14
*
i965: Remove comment about chv device numbers being preliminary
Jordan Justen
2015-05-02
1
-3
/
+0
*
i965/fs: Support compute programs in fs_visitor
Jordan Justen
2015-05-02
4
-3
/
+93
*
i965/cache: Add support for CS in program state cache
Jordan Justen
2015-05-02
4
-0
/
+54
*
i965/cs: Add brw_cs_prog_data, brw_cs_prog_key and brw_context::cs.
Paul Berry
2015-05-02
2
-0
/
+62
*
i965/cs: Add generator support for CS_OPCODE_CS_TERMINATE
Jordan Justen
2015-05-02
2
-0
/
+36
*
i965/cs: Mark g0 as used by CS_OPCODE_CS_TERMINATE
Jordan Justen
2015-05-02
1
-0
/
+4
*
i965/fs: Add emit_cs_terminate to emit CS_OPCODE_CS_TERMINATE
Jordan Justen
2015-05-02
2
-0
/
+23
*
i965/cs: Add CS_OPCODE_CS_TERMINATE
Jordan Justen
2015-05-02
2
-0
/
+7
*
i965/cs: Add BRW_NEW_CS_PROG_DATA and BRW_CACHE_CS_PROG
Jordan Justen
2015-05-02
3
-0
/
+6
*
i965: Add an INTEL_DEBUG=cs option.
Paul Berry
2015-05-02
2
-2
/
+4
*
mesa/cs: Add compute support to update_program().
Paul Berry
2015-05-02
1
-0
/
+21
*
mesa/cs: Update program.c for compute shaders.
Paul Berry
2015-05-02
1
-0
/
+3
*
mesa/cs: Add inline functions for dealing with compute shaders.
Paul Berry
2015-05-02
1
-0
/
+22
*
i965/cs: Add BRW_NEW_COMPUTE_PROGRAM state flag.
Paul Berry
2015-05-02
2
-0
/
+9
*
i965/fs: Strip trailing constant zeroes in sample messages
Neil Roberts
2015-05-01
2
-0
/
+50
*
i965/skl: Force the exec size to 8 when initing header for SIMD4x2
Neil Roberts
2015-05-01
2
-0
/
+2
*
i965: Unhardcode a few more stage names and abbreviations.
Kenneth Graunke
2015-04-30
2
-11
/
+5
*
mesa: add GL_OES_EGL_sync
Marek Olšák
2015-04-30
1
-0
/
+1
*
i965/blorp: Prepare drawing rectangle for flipped coordinates
Topi Pohjolainen
2015-04-30
1
-2
/
+2
*
i965/blorp: Add support for layered rendering
Topi Pohjolainen
2015-04-30
4
-5
/
+9
*
i965/blorp: Allow blend state to be set for multiple render targets
Topi Pohjolainen
2015-04-30
3
-19
/
+18
*
i965/blorp: Prepare for attributes other than render position
Topi Pohjolainen
2015-04-30
4
-7
/
+12
*
i965/blorp: Remove unused arguments
Topi Pohjolainen
2015-04-30
3
-21
/
+12
[next]