summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* i965/vec4: Some more trivial swizzle clean-up.Francisco Jerez2015-03-235-30/+11
* i965/vec4: Improve src_reg/dst_reg conversion constructors.Francisco Jerez2015-03-231-26/+2
* i965/vec4: Pass argument by reference to src_reg/dst_reg conversion construct...Francisco Jerez2015-03-232-4/+4
* i965/vec4: Remove swizzle_for_size() in favour of brw_swizzle_for_size().Francisco Jerez2015-03-233-31/+8
* i965/vec4: Remove broken vector size deduction in setup_builtin_uniform_value...Francisco Jerez2015-03-231-14/+9
* i965/vec4: Simplify visitor handling of swizzles using the swizzle utils.Francisco Jerez2015-03-231-49/+10
* i965/vec4: Simplify opt_register_coalesce() using the swizzle utils.Francisco Jerez2015-03-231-26/+7
* i965/vec4: Simplify reswizzle() using the swizzle utils.Francisco Jerez2015-03-231-29/+11
* i965/vec4: Simplify opt_reduce_swizzle() using the swizzle utils.Francisco Jerez2015-03-231-44/+7
* i965: Fix signedness of backend_reg::reg_offset.Francisco Jerez2015-03-231-1/+1
* i965/vec4: Fix signedness of dst_reg::writemask.Francisco Jerez2015-03-232-3/+4
* i965/vec4: Don't use GL types in the IR data structures.Francisco Jerez2015-03-231-1/+1
* i965/vec4: Fix signedness of brw_is_single_value_swizzle() argument.Francisco Jerez2015-03-231-1/+1
* i965: Define some useful swizzle helper functions.Francisco Jerez2015-03-231-0/+97
* i965/nir: Use signed integer type for booleansJason Ekstrand2015-03-231-3/+3
* i965/nir: Do boolean resolves on GEN <= 5Jason Ekstrand2015-03-231-0/+20
* i965: Add a NIR analysis pass for determining when a boolean resolve is neededJason Ekstrand2015-03-233-0/+348
* i965/nir: Properly set the predicate on the SEL used in min/maxJason Ekstrand2015-03-231-0/+2
* i965/nir: Use NIR lowering for ffma for gen < 6Jason Ekstrand2015-03-231-2/+10
* i965/nir: Use emit_lrp for emitting flrpJason Ekstrand2015-03-231-2/+1
* i965/fs: Make emit_lrp return an fs_instJason Ekstrand2015-03-232-5/+5
* i965: define I915_PARAM_REVISIONDave Airlie2015-03-231-0/+5
* scons: Cleanup flex/bison settings specification.Jose Fonseca2015-03-221-1/+1
* scons: Ensure git_sha1.h's directory exists.Jose Fonseca2015-03-221-1/+3
* st/vdpau: Avoid constness cast warnings.Jose Fonseca2015-03-221-1/+1
* glsl: Avoid GLboolean vs bool arithmetic MSVC warnings.Jose Fonseca2015-03-221-2/+2
* mesa: reorder gl_light_attribDave Airlie2015-03-211-4/+7
* mesa: reorder gl_framebufferDave Airlie2015-03-211-8/+9
* mesa: fix hole in vertex_array_objectDave Airlie2015-03-211-1/+3
* mesa: repack gl_texture_attrib.Dave Airlie2015-03-211-4/+5
* mesa: reduce gl_colorbuffer_attrib and gl_fog_attribDave Airlie2015-03-211-3/+4
* mesa: reorder gl_image_unitDave Airlie2015-03-211-6/+7
* mesa: reorder gl_program, gl_shader, gl_shader_programDave Airlie2015-03-211-6/+9
* mesa: reorder gl_transform_feedback_objectDave Airlie2015-03-211-9/+9
* mesa: reorder prog_instructionDave Airlie2015-03-211-3/+3
* mesa: reorder gl_array_attribDave Airlie2015-03-211-3/+3
* mesa: reorder gl_client_arrayDave Airlie2015-03-211-1/+1
* mesa: reorder gl_texture_unitDave Airlie2015-03-211-2/+3
* mesa: reorder gl_point_attribDave Airlie2015-03-211-1/+1
* mesa: reorder gl_multisample_attribDave Airlie2015-03-211-2/+4
* i965/fs: Use correct null destination register in cmod testsIan Romanick2015-03-201-3/+3
* i965/fs: bail on move-to-flag in sel peepholeConnor Abbott2015-03-201-1/+3
* i965: Mask out unused Align16 components in brw_untyped_atomic.Francisco Jerez2015-03-201-2/+11
* i965: Pass number of components explicitly to brw_untyped_atomic and _surface...Francisco Jerez2015-03-204-16/+32
* i965: Don't disable exec masking for sampler message sends.Francisco Jerez2015-03-202-8/+8
* i965: Factor out logic to build a send message instruction with indirect desc...Francisco Jerez2015-03-204-96/+83
* i965: Set nr_params to the number of uniform components in the VS/GS path.Francisco Jerez2015-03-203-15/+4
* i965/skl: Break down SIMD16 3-source instructions when required.Kenneth Graunke2015-03-201-0/+6
* i965: Refactor SIMD16-to-2xSIMD8 checks.Neil Roberts2015-03-201-4/+14
* i965: Store the GPU revision number in brw_contextNeil Roberts2015-03-202-0/+23
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 01:43:39 +0000