summaryrefslogtreecommitdiffstats
path: root/src/mesa/pipe
Commit message (Expand)AuthorAgeFilesLines
* Make lit work but in a very lame way - will have to be rewritten.Zack Rusin2007-10-243-10/+3
* Muchos fixos. gears kinda works. and cases don't crash.Zack Rusin2007-10-249-778/+1149
* implement min and maxZack Rusin2007-10-243-2/+110
* Fix some warnings and implement lg2Zack Rusin2007-10-244-9/+875
* Implement frc and floorZack Rusin2007-10-243-3/+62
* Implement ex2 opcodeZack Rusin2007-10-243-1/+13
* Implement dst opcodeZack Rusin2007-10-243-1/+26
* Implement dph opcodeZack Rusin2007-10-243-1/+31
* Implement dot4 opcodeZack Rusin2007-10-243-5/+35
* Implement pow/rcp and sub opcodesZack Rusin2007-10-243-5/+91
* Add the "add" opcode and assert one vp if an opcode isn't supportedZack Rusin2007-10-241-1/+9
* Refactor the tgsi->llvm storage translatorZack Rusin2007-10-243-42/+70
* Implement basic opcode translation and storage translation.Zack Rusin2007-10-244-26/+348
* Draw first triangle. Start on the llvm builder.Zack Rusin2007-10-243-24/+237
* Cleanup some of the testing code. Implement first pass at actuallyZack Rusin2007-10-245-42/+208
* Execution engine is a singleton, for now keep it in the pipe.Zack Rusin2007-10-244-14/+59
* Generate the base shader.Zack Rusin2007-10-244-47/+194
* Implement the conversion and do the initial execution pass.Zack Rusin2007-10-248-10/+241
* Stub out some conversion.Zack Rusin2007-10-241-0/+291
* Initial stab at LLVM integration.Zack Rusin2007-10-244-0/+191
* Fix vertex cache bug that allows multiple vertices to fall into the same slot.Brian2007-10-231-0/+9
* added commentBrian2007-10-231-1/+1
* In get_vertex(), slot was computed using & 31. Replace with % VCACHE_SIZE.Brian2007-10-231-1/+3
* adjust coords in wide_line() to be conformantBrian2007-10-231-8/+47
* new flag to control psize (from vertex shader or fixed size)Brian2007-10-222-1/+25
* add support for sprite texcoord modesBrian2007-10-223-7/+28
* implement point sprite modeBrian2007-10-222-35/+48
* add point_sprite flag to rasterizer stateBrian2007-10-221-0/+1
* remove unused varBrian2007-10-221-1/+1
* tweak point corners to pass conform testBrian2007-10-221-4/+8
* plug the wide prims code into the pipelineBrian2007-10-223-0/+9
* update to working conditionBrian2007-10-221-111/+91
* Finish unifying the surface and texture tile caches.Brian2007-10-228-118/+72
* pull clip/ module wide and stippled lines/points codekeithw2007-10-222-0/+541
* Start implementing cache routines for textures.Brian2007-10-212-1/+71
* rename some varsBrian2007-10-211-25/+25
* silence warningBrian2007-10-212-1/+2
* Remove obsolete read/write_quad() functionsBrian2007-10-202-478/+54
* init sp->sbuf_cache to avoid possible segfaultBrian2007-10-201-0/+1
* Call softpipe_unmap_surfaces() in softpipe_flush().Brian2007-10-201-0/+8
* In region_unmap(), check if region is mapped before decrementing refcount.Brian2007-10-202-8/+14
* Convert Z/stencil ops to use cached tiles like colors.Brian2007-10-2016-126/+395
* added case for TGSI_OPCODE_ENDBrian2007-10-201-0/+4
* get/put_tile_raw() funcs for 16/32bpp surfacesBrian2007-10-191-0/+115
* added get/put_tile_raw() methodsBrian2007-10-191-4/+17
* disable debug printfBrian2007-10-191-2/+1
* Initial implementation of surface tile caching.Brian2007-10-199-72/+129
* Tile cache functions.Brian2007-10-192-0/+289
* remove old commentBrian2007-10-181-5/+0
* fix bug in copy_rect(), use temp vars in sp_region_copy() to aid debuggingBrian2007-10-181-6/+9