summaryrefslogtreecommitdiffstats
path: root/src/mesa/pipe/llvm/instructions.cpp
Commit message (Expand)AuthorAgeFilesLines
* Make ret part of the instruction block instead of implicitelyZack Rusin2007-10-261-0/+5
* Implement loopsZack Rusin2007-10-251-0/+64
* Implement else ops.Zack Rusin2007-10-251-1/+12
* Simplify branch handling. Prepare for proper decleration extraction.Zack Rusin2007-10-241-1/+1
* Add copyright headers and do some cleanups.Zack Rusin2007-10-241-0/+32
* Implement arl, lerp opcodes and do a first stab at if/endifZack Rusin2007-10-241-110/+194
* Implement cross product and abs opcodeZack Rusin2007-10-241-0/+57
* Implement SGE and SLTZack Rusin2007-10-241-0/+57
* Align the load/stores. Reduce the amount of debugging output.Zack Rusin2007-10-241-280/+179
* Cleanup some of the debugging output codeZack Rusin2007-10-241-21/+0
* Make lit work but in a very lame way - will have to be rewritten.Zack Rusin2007-10-241-7/+2
* Muchos fixos. gears kinda works. and cases don't crash.Zack Rusin2007-10-241-5/+392
* implement min and maxZack Rusin2007-10-241-0/+102
* Fix some warnings and implement lg2Zack Rusin2007-10-241-2/+53
* Implement frc and floorZack Rusin2007-10-241-0/+51
* Implement ex2 opcodeZack Rusin2007-10-241-0/+9
* Implement dst opcodeZack Rusin2007-10-241-0/+22
* Implement dph opcodeZack Rusin2007-10-241-0/+27
* Implement dot4 opcodeZack Rusin2007-10-241-0/+27
* Implement pow/rcp and sub opcodesZack Rusin2007-10-241-0/+66
* Implement basic opcode translation and storage translation.Zack Rusin2007-10-241-0/+162
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 08:05:56 +0000