summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Collapse)AuthorAgeFilesLines
* i965: Assert out on gen6 VS constant buffer reads that hang the GPU for now.Eric Anholt2010-10-181-0/+4
|
* i965: Fix assertion failure on gen6 BufferSubData to busy BO.Eric Anholt2010-10-181-10/+17
| | | | Fixes fbo-blit and probably several other tests.
* i965: Fix a weirdness in NOT handling.Eric Anholt2010-10-181-1/+1
| | | | | XOR makes much more sense. Note that the previous code would have failed for not(not(x)), but that gets optimized out.
* i965: Disable the debug printf I added for FS disasm.Eric Anholt2010-10-181-5/+7
|
* i965: Add missing "break" statement.Kenneth Graunke2010-10-181-0/+1
| | | | | Otherwise, it would try to handle arrays as structures, use uninitialized memory, and crash.
* i965: Set the type of the null register to fix gen6 FS comparisons.Eric Anholt2010-10-152-24/+41
| | | | | | | | | | We often use reg_null as the destination when setting up the flag regs. However, on gen6 there aren't general implicit conversions to destination types from src types, so the comparison to produce the flag regs would be done on the integer result interpreted as a float. Hilarity ensued. Fixes 20 piglit cases.
* i965: Fix indentation after commit 3322fbafIan Romanick2010-10-151-45/+45
|
* glsl: Slightly change the semantic of _LinkedShadersIan Romanick2010-10-143-30/+12
| | | | | | | | | | | | | | | Previously _LinkedShaders was a compact array of the linked shaders for each shader stage. Now it is arranged such that each slot, indexed by the MESA_SHADER_* defines, refers to a specific shader stage. As a result, some slots will be NULL. This makes things a little more complex in the linker, but it simplifies things in other places. As a side effect _NumLinkedShaders is removed. NOTE: This may be a candidate for the 7.9 branch. If there are other patches that get backported to 7.9 that use _LinkedShader, this patch should be cherry picked also.
* i965: Fix texturing on pre-gen5.Eric Anholt2010-10-141-5/+5
| | | | | I broke it in 06fd639c519214b6ebcbf29127b6d9ed429f8641 by only testing 2 generations of hardware :(
* i965: Add support for ir_unop_round_even via the RNDE instruction.Kenneth Graunke2010-10-143-0/+8
|
* i965: Clean up a warning in the old fragment backend.Kenneth Graunke2010-10-141-1/+5
| | | | Hopefully this code can just go away soon.
* i965: Enable the new FS backend on pre-gen6 as well.Eric Anholt2010-10-141-12/+1
| | | | | | | | | | | It is now to the point where we have no regressing piglit tests. It also fixes Yo Frankie! and Humus DynamicBranching, probably due to the piglit bias tests that work that didn't on the Mesa IR backend. As a downside, performance takes about a 5-10% performance hit at the moment (e.g. nexuiz 19.8fps -> 18.8fps), which I plan to resolve by reintroducing 16-wide fragment shaders where possible. It is a win, though, for fragment shaders using flow control.
* i965: Correctly emit the RNDZ instruction.Kenneth Graunke2010-10-142-3/+31
| | | | | | | | | | | | | | Simply using RNDU, RNDZ, or RNDE does not produce the desired result. Rather, the RND* instructions place a value in the destination register that may be 1 less than the correct answer. They can also set per-channel "increment bits" in a flag register, which, if set, mean dest needs to be incremented by 1. A second instruction - a predicated add - completes the job. Notably, RNDD always produces the correct answer in a single instruction. Fixes piglit test glsl-fs-trunc.
* i965: Use RNDZ for ir_unop_trunc in the new FS.Kenneth Graunke2010-10-141-1/+1
| | | | The existing code used RNDD, which rounds down, rather than toward zero.
* i965: Use logical-not when emitting ir_unop_ceil.Kenneth Graunke2010-10-141-1/+1
| | | | Fixes piglit test glsl-fs-ceil.
* i965: Add peepholing of conditional mod generation from expressions.Eric Anholt2010-10-141-0/+88
| | | | | | | | | | This cuts usually 2 out of 3 instructions for flag reg generation (if statements, conditional assignment) by producing the conditional mod in the expression representing the boolean value. Fixes glsl-fs-vec4-indexing-temp-dst-in-nested-loop-combined (register allocation no longer fails for the conditional generation proliferation)
* i965: Add a function for handling the move of boolean values to flag regs.Eric Anholt2010-10-142-8/+19
| | | | | | This will be a place to peephole comparisions directly to the flag regs, and for now avoids using MOV with conditional mod on gen6, which is now illegal.
* i965: Add a pass to the FS to split virtual GRFs to float channels.Eric Anholt2010-10-142-2/+116
| | | | Improves nexuiz performance 0.91% (+/- 0.54%, n=8)
* i965: Update the live interval when coalescing regs.Eric Anholt2010-10-141-0/+4
|
* i965: Set class_sizes[] for the aligned reg pair class.Eric Anholt2010-10-141-0/+1
| | | | So far, I've only seen this be a valgrind warning and not a real failure.
* Revert "i965: fallback lineloop on sandybridge for now"Zhenyu Wang2010-10-141-7/+0
| | | | This reverts commit 73dab75b4165f7d2214a68d4ba8e3cb7aab9b4ac.
* i965: Fix GS hang on SandybridgeZhenyu Wang2010-10-144-14/+46
| | | | | | Don't use r0 for FF_SYNC dest reg on Sandybridge, which would smash FFID field in GS payload, that cause later URB write fail. Also not use r0 in any URB write requiring allocate.
* i965: Add support for rescaling GL_TEXTURE_RECTANGLE coords to new FS.Eric Anholt2010-10-131-5/+40
|
* x11: fix breakage from gl_config::visualType removalBrian Paul2010-10-133-5/+6
|
* Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg2010-10-13451-3326/+3326
|
* Drop GLframebuffer typedef and just use struct gl_framebufferKristian Høgsberg2010-10-1341-91/+91
|
* Rename GLvisual and __GLcontextModes to struct gl_configKristian Høgsberg2010-10-1380-126/+126
|
* gl: Remove unused GLcontextModes fieldsKristian Høgsberg2010-10-135-10/+7
|
* Get rid of GL/internal/glcore.hKristian Høgsberg2010-10-132-2/+0
| | | | | | | __GLcontextModes is always only used as an implementation internal struct at this point and we shouldn't install glcore.h anymore. Anything that needs __GLcontextModes should just include the struct in its headers files directly.
* tdfx: Silence unused variable warning on non-debug builds.Vinson Lee2010-10-121-0/+1
| | | | | | Fixes this GCC warning. tdfx_texman.c: In function 'tdfxTMMoveOutTM_NoLock': tdfx_texman.c:897: warning: unused variable 'shared'
* r300: Silence uninitialized variable warning.Vinson Lee2010-10-121-0/+1
| | | | | | | Fixes this GCC warning. r300_state.c: In function 'r300InvalidateState': r300_state.c:2247: warning: 'hw_format' may be used uninitialized in this function r300_state.c:2247: note: 'hw_format' was declared here
* i965: Don't rebase the index buffer to min 0 if any arrays are in VBOs.Eric Anholt2010-10-122-11/+2
| | | | | | | | | There was a check to only do the rebase if we didn't have everything in VBOs, but nexuiz apparently hands us a mix of VBOs and arrays, resulting in blocking on the GPU to do a rebase. Improves nexuiz 800x600, high-settings performance on my Ironlake 41% (+/- 1.3%), from 14.0fps to 19.7fps.
* intel: Allow CopyTexSubImage to InternalFormat 3/4 textures, like RGB/RGBA.Eric Anholt2010-10-121-0/+2
| | | | | | The format selection of the CopyTexSubImage is pretty bogus still, but this at least avoids software fallbacks in nexuiz, bringing performance from 7.5fps to 12.8fps on my machine.
* i965: Fix missing "break;" in i2b/f2b, and missing AND of CMP result.Eric Anholt2010-10-121-2/+3
| | | | Fixes glsl-fs-i2b.
* nouveau: Get larger push buffers.Francisco Jerez2010-10-122-2/+2
| | | | | Useful to amortize the command submission/reloc overhead (e.g. etracer goes from 72 to 109 FPS on nv4b).
* dri/nouveau: Initialize tile_flags when allocating a render target.Francisco Jerez2010-10-122-6/+14
|
* i965: Always use the new FS backend on gen6.Eric Anholt2010-10-111-2/+7
| | | | | | | | | | It's now much more correct for gen6 than the old backend, with just 2 regressions I've found (one of which is common with pre-gen6 and will be fixed by an array splitting IR pass). This does leave the old Mesa IR backend getting used still when we don't have GLSL IR, but the plan is to get GLSL IR input to the driver for the ARB programs and fixed function by the next release.
* i965: Fix gen6 pixel_[xy] setup to avoid mixing int and float src operands.Eric Anholt2010-10-111-6/+15
| | | | | | | | | | | | | Pre-gen6, you could mix int and float just fine. Now, you get goofy results. Fixes: glsl-arb-fragment-coord-conventions glsl-fs-fragcoord glsl-fs-if-greater glsl-fs-if-greater-equal glsl-fs-if-less glsl-fs-if-less-equal
* i965: Don't compute-to-MRF in gen6 VS math.Eric Anholt2010-10-111-7/+15
| | | | | There was code to do this for pre-gen6 already, this just enables it for gen6 as well.
* i965: Expand uniform args to gen6 math to full registers to get hstride == 1.Eric Anholt2010-10-111-0/+25
| | | | | | | | | | This is a hw requirement in math args. This also is inefficient, as we're calculating the same result 8 times, but then we've been doing that on pre-gen6 as well. If we're doing math on uniforms, though, we'd probably be better served by having some sort of mechanism for precalculating those results into another uniform value to use. Fixes 7 piglit math tests.
* i965: Don't compute-to-MRF in gen6 math instructions.Eric Anholt2010-10-111-0/+16
|
* i965: Add a couple of checks for gen6 math instruction limits.Eric Anholt2010-10-111-0/+26
|
* i965: Don't consider gen6 math instructions to write to MRFs.Eric Anholt2010-10-111-17/+38
| | | | | This was leftover from the pre-gen6 cleanups. One tests regresses where compute-to-MRF now occurs.
* intel_extensions: Add ability to set GLSL version via environmentChad Versace2010-10-111-1/+18
| | | | | | | | | Add ability to set the GLSL version used by the GLcontext by setting the environment variable INTEL_GLSL_VERSION. For example, env INTEL_GLSL_VERSION=130 prog args If the environment variable is missing, the GLSL versions defaults to 120. Reviewed-by: Ian Romanick <[email protected]>
* r200: revalidate after radeon_update_renderbuffersDaniel Vetter2010-10-113-3/+10
| | | | | | | | | | | | | | | | | By calling radeon_draw_buffers (which sets the necessary flags in radeon->NewGLState) and revalidating if NewGLState is non-zero in r200TclPrimitive. This fixes an assert in libdrm (the color-/ depthbuffer was changed but not yet validated) and and stops the kernel cs checker from complaining about them (when they're too small). Thanks to Mario Kleiner for the hint to call radeon_draw_buffer (instead of my half-broken hack). v2: Also fix the swtcl r200 path. Cc: Mario Kleiner <[email protected]> Signed-off-by: Daniel Vetter <[email protected]>
* i965: Compute to MRF in the new FS backend.Eric Anholt2010-10-112-0/+124
| | | | | | This didn't produce a statistically significant performance difference in my demo (n=4) or nexuiz (n=3), but it still seems like a good idea and is recommended by the HW team.
* i965: Give the FB write and texture opcodes the info on base MRF, like math.Eric Anholt2010-10-112-38/+48
|
* i965: Give the math opcodes information on base mrf/mrf len.Eric Anholt2010-10-112-12/+57
| | | | This is progress towards enabling a compute-to-MRF pass.
* i965: Move FS backend structures to a header.Eric Anholt2010-10-115-363/+407
| | | | It's time to start splitting some of this up.
* i965: Reduce register interference checks for changed FS_OPCODE_DISCARD.Eric Anholt2010-10-111-5/+2
| | | | | | While I don't know of any performance changes from this (once extra reg available out of 128), it makes the generated asm a lot cleaner looking.
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 00:54:28 +0000