summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965: Assert out on gen6 VS constant buffer reads that hang the GPU for now.Eric Anholt2010-10-181-0/+4
* i965: Fix assertion failure on gen6 BufferSubData to busy BO.Eric Anholt2010-10-181-10/+17
* i965: Fix a weirdness in NOT handling.Eric Anholt2010-10-181-1/+1
* i965: Disable the debug printf I added for FS disasm.Eric Anholt2010-10-181-5/+7
* i965: Add missing "break" statement.Kenneth Graunke2010-10-181-0/+1
* i965: Set the type of the null register to fix gen6 FS comparisons.Eric Anholt2010-10-152-24/+41
* i965: Fix indentation after commit 3322fbafIan Romanick2010-10-151-45/+45
* glsl: Slightly change the semantic of _LinkedShadersIan Romanick2010-10-143-30/+12
* i965: Fix texturing on pre-gen5.Eric Anholt2010-10-141-5/+5
* i965: Add support for ir_unop_round_even via the RNDE instruction.Kenneth Graunke2010-10-143-0/+8
* i965: Clean up a warning in the old fragment backend.Kenneth Graunke2010-10-141-1/+5
* i965: Enable the new FS backend on pre-gen6 as well.Eric Anholt2010-10-141-12/+1
* i965: Correctly emit the RNDZ instruction.Kenneth Graunke2010-10-142-3/+31
* i965: Use RNDZ for ir_unop_trunc in the new FS.Kenneth Graunke2010-10-141-1/+1
* i965: Use logical-not when emitting ir_unop_ceil.Kenneth Graunke2010-10-141-1/+1
* i965: Add peepholing of conditional mod generation from expressions.Eric Anholt2010-10-141-0/+88
* i965: Add a function for handling the move of boolean values to flag regs.Eric Anholt2010-10-142-8/+19
* i965: Add a pass to the FS to split virtual GRFs to float channels.Eric Anholt2010-10-142-2/+116
* i965: Update the live interval when coalescing regs.Eric Anholt2010-10-141-0/+4
* i965: Set class_sizes[] for the aligned reg pair class.Eric Anholt2010-10-141-0/+1
* Revert "i965: fallback lineloop on sandybridge for now"Zhenyu Wang2010-10-141-7/+0
* i965: Fix GS hang on SandybridgeZhenyu Wang2010-10-144-14/+46
* i965: Add support for rescaling GL_TEXTURE_RECTANGLE coords to new FS.Eric Anholt2010-10-131-5/+40
* x11: fix breakage from gl_config::visualType removalBrian Paul2010-10-133-5/+6
* Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg2010-10-13451-3326/+3326
* Drop GLframebuffer typedef and just use struct gl_framebufferKristian Høgsberg2010-10-1341-91/+91
* Rename GLvisual and __GLcontextModes to struct gl_configKristian Høgsberg2010-10-1380-126/+126
* gl: Remove unused GLcontextModes fieldsKristian Høgsberg2010-10-135-10/+7
* Get rid of GL/internal/glcore.hKristian Høgsberg2010-10-132-2/+0
* tdfx: Silence unused variable warning on non-debug builds.Vinson Lee2010-10-121-0/+1
* r300: Silence uninitialized variable warning.Vinson Lee2010-10-121-0/+1
* i965: Don't rebase the index buffer to min 0 if any arrays are in VBOs.Eric Anholt2010-10-122-11/+2
* intel: Allow CopyTexSubImage to InternalFormat 3/4 textures, like RGB/RGBA.Eric Anholt2010-10-121-0/+2
* i965: Fix missing "break;" in i2b/f2b, and missing AND of CMP result.Eric Anholt2010-10-121-2/+3
* nouveau: Get larger push buffers.Francisco Jerez2010-10-122-2/+2
* dri/nouveau: Initialize tile_flags when allocating a render target.Francisco Jerez2010-10-122-6/+14
* i965: Always use the new FS backend on gen6.Eric Anholt2010-10-111-2/+7
* i965: Fix gen6 pixel_[xy] setup to avoid mixing int and float src operands.Eric Anholt2010-10-111-6/+15
* i965: Don't compute-to-MRF in gen6 VS math.Eric Anholt2010-10-111-7/+15
* i965: Expand uniform args to gen6 math to full registers to get hstride == 1.Eric Anholt2010-10-111-0/+25
* i965: Don't compute-to-MRF in gen6 math instructions.Eric Anholt2010-10-111-0/+16
* i965: Add a couple of checks for gen6 math instruction limits.Eric Anholt2010-10-111-0/+26
* i965: Don't consider gen6 math instructions to write to MRFs.Eric Anholt2010-10-111-17/+38
* intel_extensions: Add ability to set GLSL version via environmentChad Versace2010-10-111-1/+18
* r200: revalidate after radeon_update_renderbuffersDaniel Vetter2010-10-113-3/+10
* i965: Compute to MRF in the new FS backend.Eric Anholt2010-10-112-0/+124
* i965: Give the FB write and texture opcodes the info on base MRF, like math.Eric Anholt2010-10-112-38/+48
* i965: Give the math opcodes information on base mrf/mrf len.Eric Anholt2010-10-112-12/+57
* i965: Move FS backend structures to a header.Eric Anholt2010-10-115-363/+407
* i965: Reduce register interference checks for changed FS_OPCODE_DISCARD.Eric Anholt2010-10-111-5/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 11:51:54 +0000