summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | [intel] all flushing in intelEmitCopyBlitKeith Packard2008-05-261-0/+4
| * | | | | [intel] Enable buffer re-use for gemKeith Packard2008-05-251-12/+5
| * | | | | Remove stale comment about glFlush().Eric Anholt2008-05-231-3/+0
| * | | | | Emit a flush after the swapbuffers blit, so contents end up on the screen.Eric Anholt2008-05-235-11/+12
| * | | | | Add back a mostly-correct glFinish for GEM and fake.Eric Anholt2008-05-225-4/+49
| * | | | | [intel-gem] Make sure set_domain is called often enough.Keith Packard2008-05-221-31/+44
| * | | | | [intel-gem] Don't calloc reloc buffersKeith Packard2008-05-171-2/+2
| * | | | | [GEM] Actually include the presumed offset in initial relocations.Eric Anholt2008-05-131-0/+1
| * | | | | [intel] update GEM api. Add bo_subdata and bo_get_subdata driver hooks.Keith Packard2008-05-115-68/+166
| * | | | | [intel-gem] move domains to relocations. add set_domain to bo_map.Keith Packard2008-05-081-22/+20
| * | | | | [intel] intel_batchbuffer_flush using uninit 'used' to check for buffer emptyKeith Packard2008-05-082-4/+8
| * | | | | GEM: Remove already-disabled PIPE_CONTROL command.Eric Anholt2008-05-072-35/+0
| * | | | | GEM: Make dri_emit_reloc take GEM domain flags instead of TTM flags.Eric Anholt2008-05-0727-115/+186
| * | | | | GEM: Don't emit an extra MI_FLUSH in the batch since GEM handles it.Eric Anholt2008-05-071-13/+18
| * | | | | [intel-GEM] partial support for memory domains.Keith Packard2008-05-061-1/+23
| * | | | | [intel-GEM] Add tiling support to swrast.Keith Packard2008-05-067-25/+350
| * | | | | Dump buffer tiled status from intelPrintSAREAKeith Packard2008-05-051-6/+6
| * | | | | GEM: Allocate the right number of relocs, avoiding heap smashing.Eric Anholt2008-05-051-1/+1
| * | | | | GEM: Include target buffer handle in relocation debug.Eric Anholt2008-05-051-2/+2
| * | | | | GEM: Set validate index to keep the same buffer from being duped on the list.Eric Anholt2008-05-051-0/+1
| * | | | | Print GEM handles instead of BO pointers in debugging.Eric Anholt2008-05-051-15/+18
| * | | | | Initialize bufmgr_gem->validate_array[i].offset.Eric Anholt2008-05-051-0/+1
| * | | | | Make intel_{batch,exec}_ioctl return an error code so we can recover better.Eric Anholt2008-05-053-26/+33
| * | | | | Add intel_bufmgr_gem.c to i915Keith Packard2008-05-051-0/+1
| * | | | | Temporarily disable intel pixel ops on i915 for GEMKeith Packard2008-05-053-5/+8
| * | | | | Don't forget to set handle of shared buffers.Eric Anholt2008-05-021-1/+3
| * | | | | Fix GEM execbuf ioctl argument.Eric Anholt2008-05-021-2/+3
| * | | | | Fix to use GEM execbuf instead of TTM.Eric Anholt2008-05-021-2/+2
| * | | | | Minor fixups to get GEM to the point of execbuf ioctl.Eric Anholt2008-05-022-10/+11
| * | | | | [intel] Fix build for GEM. TTM is now disabled, and fencing is gone.Eric Anholt2008-05-0215-301/+55
| * | | | | Add intel_bufmgr_gem for new graphics execution manager.Eric Anholt2008-05-0210-40/+869
* | | | | | i965: update TexSrcUnit for OPCODE_TXBXiang, Haihao2008-08-061-0/+5
* | | | | | dri: Fix write/read depth buffer issue under 16bpp mode. See bug #16646Xiang, Haihao2008-08-0515-5/+67
* | | | | | i965: Use program->SamplerUnits[] to get the appropriate texture unit.Xiang, Haihao2008-08-052-10/+15
* | | | | | intel: sync to vblank by defaultJesse Barnes2008-07-311-1/+1
* | | | | | r300: Fix off-by-one error in calculation of scissor cliprect.Michel Dänzer2008-07-281-2/+2
* | | | | | r300: Fix a crash related to depth textures (triggered by Glest w/ shadowmaps)Nicolai Haehnle2008-07-271-0/+2
* | | | | | r300: Implement ARB_shadow_ambient; add STATE_SHADOW_AMBIENTNicolai Haehnle2008-07-273-19/+60
* | | | | | r300: Fix point minmax sizeNicolai Haehnle2008-07-271-2/+2
* | | | | | r300: Implement hardware acceleration for ColorLogicOpNicolai Haehnle2008-07-275-4/+49
* | | | | | r500: Handle non-native swizzles in texture instructionsNicolai Haehnle2008-07-272-26/+79
* | | | | | r500: Redirect TEX writes to output registersNicolai Haehnle2008-07-271-0/+7
* | | | | | r200: Do not set second coordinate clamping for 1D texturesNicolai Haehnle2008-07-261-31/+33
* | | | | | r300: Always emit LOAD_VBPNTR immediately before index-based renderingNicolai Haehnle2008-07-261-1/+12
| |_|_|_|/ |/| | | |
* | | | | i965: fixup format for TFP zero copyDave Airlie2008-07-251-2/+12
* | | | | Revert "intel: disable zero-copy TFP."Dave Airlie2008-07-251-4/+0
* | | | | i965: make tex offset override work..Dave Airlie2008-07-251-19/+31
* | | | | intel: disable zero-copy TFP.Dave Airlie2008-07-251-0/+4
* | | | | intel: remove buffer swap debug outputJesse Barnes2008-07-241-8/+2
* | | | | Revert "965: Fix color clamping issues"Ian Romanick2008-07-241-23/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 19:28:23 +0000