summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965: Maxinum the usage of urb space on SNB.Zou Nan hai2011-03-021-10/+6
* intel: Support glCopyTexImage() from ARGB8888 to XRGB8888.Kenneth Graunke2011-03-011-2/+11
* i965: Use negative relocation deltas to minimse vertex uploadsChris Wilson2011-03-014-8/+27
* i965: Undo 'continuation of vb packets'Chris Wilson2011-03-011-1/+1
* i965: Fix uploading of shortened vertex packetsChris Wilson2011-03-011-12/+13
* i965: Upload all vertices usedChris Wilson2011-03-012-31/+38
* Revert "i965/fs: Correctly set up gl_FragCoord.w on Sandybridge."Kenneth Graunke2011-03-011-1/+1
* i965: bump VS thread number to 60 on SNBZou Nan hai2011-03-012-2/+11
* mesa: move PBO-related functions into a new fileBrian Paul2011-02-287-0/+7
* intel: Use the current context rather than last bound context for a drawable.Eric Anholt2011-02-261-1/+2
* i965/fs: Initial plumbing to support TXD.Kenneth Graunke2011-02-252-0/+14
* i965/fs: Complete TXL support on gen5+.Kenneth Graunke2011-02-251-0/+7
* i965/fs: Complete TXL support on gen4.Kenneth Graunke2011-02-251-0/+10
* i965/fs: Use a properly named constant in TXB handling.Kenneth Graunke2011-02-251-1/+1
* i965: Add #defines for gen4 SIMD8 TXB/TXL with shadow comparison.Kenneth Graunke2011-02-251-0/+2
* i965: Increase Sandybridge point size clamp in the clip state.Kenneth Graunke2011-02-241-1/+1
* intel: Try using glCopyTexSubImage2D in _mesa_meta_BlitFramebufferNeil Roberts2011-02-243-22/+108
* i965: Remember to pack the constant blend color as floats into the batchChris Wilson2011-02-241-4/+4
* intel: Reset the buffer offset after releasing reference to packed uploadChris Wilson2011-02-242-58/+77
* i965: Unmap the correct pointer after discontiguous uploadChris Wilson2011-02-241-2/+3
* intel: Protect against waiting on a NULL render target boChris Wilson2011-02-241-1/+1
* intel: gen3 is particular sensitive to batch sizeChris Wilson2011-02-231-1/+1
* i915: And remember assign the new value to the state reg...Chris Wilson2011-02-231-0/+1
* xlib: pass Display pointer to XMesaGarbageCollect()Andy Skinner2011-02-223-7/+7
* i965: Increase Sandybridge point size clamp.Kenneth Graunke2011-02-221-1/+1
* i965/fs: Correctly set up gl_FragCoord.w on Sandybridge.Kenneth Graunke2011-02-221-1/+1
* i965/fs: Refactor control flow stack handling.Kenneth Graunke2011-02-221-7/+27
* i965/fs: Avoid register coalescing away gen6 MATH workarounds.Kenneth Graunke2011-02-221-0/+10
* i965/fs: Apply source modifier workarounds to POW as well.Kenneth Graunke2011-02-221-3/+7
* i965: Fix shaders that write to gl_PointSize on Sandybridge.Kenneth Graunke2011-02-221-0/+2
* i965: Trim the interleaved upload to the minimum number of verticesChris Wilson2011-02-221-1/+5
* i965: Reinstate max-index paranoiaChris Wilson2011-02-221-1/+1
* i965: Zero the offset into the vbo when uploading non-interleavedChris Wilson2011-02-221-0/+1
* i965: Fix VB packet reuse when offset for the new buffer isn't stride aligned.Eric Anholt2011-02-211-1/+1
* radeon: add default switch case to silence unhandled enum warningBrian Paul2011-02-211-0/+2
* intel: Fix insufficient integer width for upload buffer offsetChris Wilson2011-02-211-2/+2
* i965: Remove spurious duplicate ADVANCE_BATCHChris Wilson2011-02-211-1/+0
* i915: Emit a single relocation per vboChris Wilson2011-02-215-17/+45
* i915: Suppress emission of redundant stencil updatesChris Wilson2011-02-211-45/+55
* i915: Separate BLEND from general context state.Chris Wilson2011-02-213-22/+40
* i915: Only flag context changes if the actual state is changedChris Wilson2011-02-211-49/+105
* i915: suppress repeated sampler state emissionChris Wilson2011-02-212-0/+11
* i915: Eliminate redundant CONSTANTS updatesChris Wilson2011-02-211-25/+26
* i965: Use compiler builtins when availableChris Wilson2011-02-212-11/+8
* i965: Micro-optimise check_stateChris Wilson2011-02-211-7/+5
* intel: use throttle ioctl for throttlingChris Wilson2011-02-213-13/+3
* i965: Remove unused 'next_free_page' memberChris Wilson2011-02-211-5/+0
* intel: Skip the flush before read-pixels via blitChris Wilson2011-02-211-4/+7
* intel: extend current vertex buffersChris Wilson2011-02-215-23/+73
* intel: Use specified alignment for writes into the upload bufferChris Wilson2011-02-213-30/+57
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 19:36:18 +0000