mesa.git - Unnamed repository; edit this file 'description' to name the repository.

	Commit message (Expand)	Author	Age	Files	Lines
...
*	intel: Simplify and touch up the FBO completeness test.	Eric Anholt	2011-12-14	1	-18/+21
*	intel: Remove another renderbuffer allocation path.	Eric Anholt	2011-12-14	1	-8/+4
*	intel: Make the separate stencil RB storage path match texture more.	Eric Anholt	2011-12-14	1	-76/+52
*	intel: Move S8 width/height alignment to miptree creation.	Eric Anholt	2011-12-14	3	-55/+22
*	intel: Drop check for wrapped_depth in RB mapping.	Eric Anholt	2011-12-14	1	-1/+1
*	intel: Fix uninitialized values in debug output for renderbuffer mapping.	Eric Anholt	2011-12-14	1	-1/+1
*	radeon: stop using _DepthBuffer, _StencilBuffer fields	Brian Paul	2011-12-13	2	-9/+8
*	nouveau: stop using _DepthBuffer, _StencilBuffer fields	Brian Paul	2011-12-13	6	-13/+14
*	mesa,intel: use _mesa_image_offset() for PBOs	nobled	2011-12-08	1	-2/+3
*	mesa/drivers: use new swrast renderbuffer functions	Brian Paul	2011-12-08	12	-62/+74
*	mesa: rewrite accum buffer support	Brian Paul	2011-12-08	2	-2/+3
*	mesa: remove the ctx->Driver.IsTextureResident() hook	Brian Paul	2011-12-08	1	-1/+0
*	mesa: remove TextureMemCpy driver hook	Brian Paul	2011-12-08	1	-1/+0
*	i965 gen6: Implement pass-through GS for transform feedback.	Paul Berry	2011-12-07	6	-46/+208
*	i965: Clean up misleading defines for DWORD 2 of URB_WRITE header.	Paul Berry	2011-12-07	5	-24/+59
*	i965 gs: Clean up dodgy register re-use, at the cost of a few MOVs.	Paul Berry	2011-12-07	2	-65/+111
*	i965 gen6: Allocate URB space for GS	Paul Berry	2011-12-07	3	-12/+63
*	i965: Set the maximum number of GS URB entries on Sandybridge.	Kenneth Graunke	2011-12-07	1	-0/+2
*	i965: Only convert if/else to conditional adds prior to Gen6.	Paul Berry	2011-12-07	1	-2/+28
*	i965 gs: Remove unnecessary mapping of key->primitive.	Paul Berry	2011-12-07	2	-16/+7
*	i965: Set Ivybridge's is_array SURFACE_STATE bit.	Kenneth Graunke	2011-12-07	1	-1/+2
*	i965: Return BRW_DEPTHBUFFER_D32_FLOAT as the null-depthbuffer format.	Kenneth Graunke	2011-12-07	1	-0/+3
*	intel: Update comment about how depth/stencil miptrees are handled.	Eric Anholt	2011-12-07	1	-6/+18
*	intel: Rely on miptree mapping for all renderbuffer maps.	Eric Anholt	2011-12-07	2	-202/+21
*	intel: Add support for LLC-cached reads of X-tiled miptrees using a blit.	Eric Anholt	2011-12-07	2	-0/+83
*	intel: Handle MapRenderbuffer of fake packed depth/stencil using miptree maps.	Eric Anholt	2011-12-07	1	-138/+2
*	intel: Track miptrees for fake packed depth/stencil renderbuffers.	Eric Anholt	2011-12-07	1	-0/+10
*	intel: Make the fake packed depth/stencil mappings use a cached temporary.	Eric Anholt	2011-12-07	2	-121/+129
*	intel: Make intel_region_map return void *.	Eric Anholt	2011-12-07	2	-4/+4
*	intel: Move separate-stencil s8 mapping logic to intel_miptree_map.	Eric Anholt	2011-12-07	2	-113/+112
*	intel: Move the gtt-particular texture mapping logic to a helper function.	Eric Anholt	2011-12-07	1	-49/+71
*	intel: Make mapping of texture slices track the region of interest.	Eric Anholt	2011-12-07	2	-5/+51
*	intel: Move the teximage mapping logic to a miptree level/slice mapping.	Eric Anholt	2011-12-07	3	-48/+109
*	intel: Only prefer separate stencil when we can do HiZ.	Eric Anholt	2011-12-07	2	-4/+14
*	i965: Set SURFACE_STATE vertical alignment bit on Ivybridge.	Kenneth Graunke	2011-12-06	1	-0/+7
*	radeon: add original r100 to the always tiled depth list.	Dave Airlie	2011-12-06	1	-1/+1
*	osmesa: remove unused bpc variable	Fabio Pedretti	2011-12-06	1	-8/+0
*	radeon/r200: add RV200 detiling + add an always tiled flag	Dave Airlie	2011-12-06	3	-37/+72
*	r200: add Z16 depth detiling.	Dave Airlie	2011-12-06	1	-0/+105
*	r200: handle Z24 depth buffers correctly	Dave Airlie	2011-12-06	1	-2/+2
*	r200: fix cb microtile setup	Dave Airlie	2011-12-06	1	-0/+3
*	r200: enable tiling flags on blitter setup.	Dave Airlie	2011-12-06	1	-0/+10
*	i965: Fix incorrect comment about single program flow on Ironlake.	Kenneth Graunke	2011-12-05	1	-1/+1
*	radeon/r200: drop old span depth/stencil code.	Dave Airlie	2011-12-05	1	-317/+0
*	radeon/r200: add draw/stencil buffer detiling	Dave Airlie	2011-12-05	2	-0/+111
*	radeon: fix warnings	Dave Airlie	2011-12-05	1	-2/+2
*	radeon: use mesa renderbuffer accessors for depth for now.	Dave Airlie	2011-12-05	1	-4/+5
*	radeon: add some tiling support for r100.	Dave Airlie	2011-12-05	2	-0/+13
*	radeon: texture/renderbuffer overhaul.	Dave Airlie	2011-12-05	13	-599/+385
*	radeon: set texture bits to always emit.	Dave Airlie	2011-12-05	1	-3/+3