summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965: Delete the Gen8 code generators.Kenneth Graunke2014-08-129-4076/+0
* i965: Never use the Gen8 code generators.Kenneth Graunke2014-08-123-28/+10
* i965: Switch to the EU emit layer for code generation on Broadwell.Kenneth Graunke2014-08-123-3/+3
* i965: Retype atomics to UD in Gen8 code generation.Kenneth Graunke2014-08-122-4/+8
* i965/vp: Use the sampler for pull constant loads on Gen7/7.5.Kenneth Graunke2014-08-121-5/+12
* i965/vec4: Drop gen <= 7 assertion in pull constant load handling.Kenneth Graunke2014-08-121-1/+0
* i965/eu: Set src0 file to IMM on Gen8+ flow control instructions.Kenneth Graunke2014-08-121-9/+36
* i965/eu: Refactor brw_WHILE to share a bit more code on Gen6+.Kenneth Graunke2014-08-121-16/+12
* i965/eu: Emulate F32TO16 and F16TO32 on Broadwell.Kenneth Graunke2014-08-121-2/+50
* i965/vec4: Port Gen8 SET_VERTEX_COUNT handling to vec4_generator.Kenneth Graunke2014-08-121-18/+25
* i965/vec4: Switch to MOV, not OR, for GS_OPCODE_THREAD_END on Gen8.Kenneth Graunke2014-08-121-4/+3
* i965/vec4: Use MOV, not OR, to set URB write channel mask bits.Kenneth Graunke2014-08-121-4/+2
* i965/fs: Don't set flag_subreg_nr = 1 on predicated FB write setup.Kenneth Graunke2014-08-121-0/+1
* i965/vec4: Respect ir->force_writemask_all in Gen8 code generation.Kenneth Graunke2014-08-121-0/+1
* i965/vec4: Set NoMask for GS_OPCODE_SET_VERTEX_COUNT on Gen8+.Kenneth Graunke2014-08-121-1/+3
* i965: Return NONE from brw_swap_cmod on unknown input.Matt Turner2014-08-123-3/+3
* mesa/meta: Support decompressing floating-point formatsNeil Roberts2014-08-122-33/+78
* i965: Enable the GL_ARB_texture_compression_bptc extensionNeil Roberts2014-08-122-0/+7
* i965: Revert part of f5cc3fdcf1680b116612fac7c39f1bd79f5e555e.Kenneth Graunke2014-08-111-1/+1
* mesa: move ShaderCompilerOptions into gl_constantsMarek Olšák2014-08-115-16/+16
* mesa: make _mesa_override_glsl_version context-independentMarek Olšák2014-08-112-2/+2
* i965/cse: Don't eliminate instructions with side-effectsJason Ekstrand2014-08-112-2/+2
* i965: Add support for ARB_copy_imageJason Ekstrand2014-08-115-0/+272
* mesa/meta: Add a partial implementation of CopyImageSubDataJason Ekstrand2014-08-112-0/+207
* mesa/meta: Make _mesa_meta_bind_fbo_image also take a framebuffer targetJason Ekstrand2014-08-113-19/+25
* i965/fs: Keep track of the register that hold delta_x/delta_y.Matt Turner2014-08-111-0/+14
* i965: Mark branch unreachable in sampler state code.Matt Turner2014-08-111-1/+1
* i965: Don't check for format differences when using the blorp blitterNeil Roberts2014-08-111-54/+12
* i965/eu: Allow math on immediates on Broadwell.Kenneth Graunke2014-08-101-3/+6
* i965/eu: Update jump distance scaling for Broadwell.Kenneth Graunke2014-08-101-0/+4
* i965/eu: Refactor jump distance scaling to use a helper function.Kenneth Graunke2014-08-103-17/+32
* i965/eu: Set UIP on ELSE instructions on Broadwell.Kenneth Graunke2014-08-101-0/+6
* i965/eu: Make it clear that brw_patch_break_count only runs on Gen4-5.Kenneth Graunke2014-08-101-0/+2
* i965/eu: Make it clear that brw_find_loop_end only runs on Gen6+.Kenneth Graunke2014-08-101-0/+2
* i965/eu: Port Broadwell CMP destination type hack to brw_eu_emit.c.Kenneth Graunke2014-08-101-0/+8
* i965/eu: Explicitly disable instruction compaction on Broadwell for now.Kenneth Graunke2014-08-101-1/+1
* i965/eu: Use Haswell atomic messages on Broadwell.Kenneth Graunke2014-08-101-2/+2
* i965/eu: Change gen == 7 to gen >= 7 in a couple brw_eu_emit.c cases.Kenneth Graunke2014-08-101-2/+2
* i965/clip: Removing scissor atomBen Widawsky2014-08-101-2/+2
* i965/guardband: Enable for all viewport dimensions (GEN8+)Ben Widawsky2014-08-101-10/+20
* i965: Simplify viewport extents programming on GEN8Ben Widawsky2014-08-101-9/+15
* i965/guardband: Improve comments for guardband clippingBen Widawsky2014-08-101-4/+18
* i965: Support the allow_glsl_extension_directive_midshader option.Kenneth Graunke2014-08-102-0/+4
* i965/fs: set virtual_grf_count in assign_regs()Connor Abbott2014-08-101-0/+4
* i965/fs: don't read from uninitialized memory while assigning registersConnor Abbott2014-08-101-6/+6
* i965/fs: Fix bad whitespace.Matt Turner2014-08-101-2/+2
* radeon,r200: fix buffer validation after CS flushMarek Olšák2014-08-098-15/+8
* i965: Get rid of backend_instruction::samplerChris Forbes2014-08-097-11/+0
* i965/vec4/Gen8: Use src1 for sampler_index instead of ->sampler fieldChris Forbes2014-08-092-7/+15
* i965/vec4/Gen4-7: Use src1 for sampler_index instead of ->sampler fieldChris Forbes2014-08-092-8/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 08:04:44 +0000