summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965: update RefCount when using Vertex/Fragment program.Xiang, Haihao2007-11-281-0/+2
* use DEFAULT_SOFTWARE_DEPTH_BITSDelle2007-11-271-9/+11
* i965: The jump instruction count is addedXiang, Haihao2007-11-271-1/+1
* i915: Catch cases where not all state is emitted for a new batchbuffer.Keith Whitwell2007-11-266-1/+56
* i915: Some additional blit fixes and assertions.Michel Dänzer2007-11-261-8/+24
* intel: Fix relative symlinks.Michel Dänzer2007-11-252-2/+2
* fix z buffer read/write issue with rv100-like chips and old ddxRoland Scheidegger2007-11-221-1/+5
* [965] Replace 965 texture format code with common code.Eric Anholt2007-11-208-187/+8
* [965] Remove dead exec vfmt code which was replaced by generic vbo code.Eric Anholt2007-11-201-530/+0
* [965] Add INTEL_DEBUG=fall debugging output.Eric Anholt2007-11-191-5/+17
* [965] Convert DBG macro to use FILE_DEBUG_FLAG like i915.Eric Anholt2007-11-1912-16/+31
* [intel] Add 965 support to shared intel_blit.cEric Anholt2007-11-1612-75/+119
* [i915] Pass static region names in so debugging says more than "static region".Eric Anholt2007-11-163-12/+17
* [intel] Move additional code to be shared from intel_context.h to intel/.Eric Anholt2007-11-164-59/+87
* [intel] Move intel_tex.h into place, forgotten in the previous commit.Eric Anholt2007-11-161-0/+0
* [965] Add batchbuffer decode for several more packets.Eric Anholt2007-11-161-3/+127
* [intel] Fix typos in intel_chipset.h macros.Eric Anholt2007-11-161-6/+6
* [i915] Add INTEL_DEBUG=sync debug flag to wait for fences after making them.Eric Anholt2007-11-163-0/+8
* [i915] Reenable batchbuffer debug under INTEL_DEBUG=bat.Eric Anholt2007-11-161-4/+4
* [intel] Add some doxygen notes on what the bufmgr_fake block members mean.Eric Anholt2007-11-161-2/+11
* [intel] Add a simple relocation cache to the fake buffer manager.Eric Anholt2007-11-161-35/+91
* [intel] Assert against 0-sized buffers in dri_bufmgr_fake.c.Eric Anholt2007-11-161-0/+4
* [intel] Add support for multiple levels of relocation in bufmgr_fake.Eric Anholt2007-11-162-73/+163
* [i915] Push locking in intelClearWithTris down inside meta_draw_poly.Eric Anholt2007-11-162-85/+72
* fix bogus assumption if ddx has set up surface reg for z bufferRoland Scheidegger2007-11-151-2/+1
* i965: correct the opcode of XY_SETUP_BLT_CMD. fix bug #12730Xiang, Haihao2007-11-121-1/+1
* [i915] Remove old frontbuffer rotation hack.Eric Anholt2007-11-0911-564/+8
* [intel] By default, output batchbuffer decode to stderr like other debug info.Eric Anholt2007-11-091-1/+1
* [intel] Initialize a depth buffer if the visual has depth 24 but no stencil.Eric Anholt2007-11-091-15/+28
* [intel] Move over files that will be shared with 965-fbo work.Eric Anholt2007-11-0945-8055/+8072
* code clean-ups, reformattingBenno Schulenberg2007-11-091-11/+8
* recreate from changed gl_API.xmlRoland Scheidegger2007-11-091-36/+12
* fix Unichrome/Blender crash, bug 13142Benno Schulenberg2007-11-081-2/+4
* r200: Re-expose SetTexOffset functionality.Michel Dänzer2007-11-061-1/+7
* r200: Fix SetTexOffset format for 16 bit pixmaps/textures.Michel Dänzer2007-11-061-6/+6
* Renamed the R300_VAP_UNKNOWN_221C to R300_VAP_CLIP_CNTL.Oliver McFadden2007-11-055-10/+15
* r300: initial user clipping for TCL pathsDave Airlie2007-11-054-1/+84
* fix typoBrian2007-11-031-1/+1
* r300: move more vap registers out of non tcl pathsDave Airlie2007-11-033-14/+16
* r300: fix misnumber registerDave Airlie2007-11-031-1/+1
* r300: fix texwrap border colorDave Airlie2007-11-031-1/+1
* nouveau: ppc, swap fragment programs on big endian systems.Dave Airlie2007-11-013-5/+16
* i915: make i915 use the cached mappings for batch/buffer objects.Dave Airlie2007-11-013-5/+4
* Alias glStencilOpSeparateATI with glStencilOpSeparate.Brian2007-10-301-9/+3
* Finish up ATI_separate_stencilBrian2007-10-301-0/+22
* More vblank cleanups.Michel Dänzer2007-10-3026-129/+147
* [i915] Include header to pick up intel_ttm_bo_create_from_handle() proto.Eric Anholt2007-10-291-0/+1
* Merge branch 'origin'Eric Anholt2007-10-2976-334/+2302
|\
| * Refactor and fix core vblank supportJesse Barnes2007-10-2948-147/+293
| * Merge branch '965-glsl'Zou Nan hai2007-10-2620-158/+1851
| |\
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 12:19:54 +0000