summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Collapse)AuthorAgeFilesLines
* mesa: initial version of _mesa_meta_generate_mipmap()Brian Paul2009-09-062-4/+182
| | | | Incomplete and totally untested. Based on intel_generate_mipmap().
* xlib: test _mesa_meta_bitmap()Brian Paul2009-09-061-0/+1
|
* mesa: use separate temp texture for bitmapsBrian Paul2009-09-061-21/+42
|
* mesa: temp_texture changesBrian Paul2009-09-061-21/+35
|
* mesa: free meta bitmap buffersBrian Paul2009-09-061-0/+4
|
* mesa: use _mesa_set_enable()Brian Paul2009-09-061-11/+11
|
* mesa: _mesa_meta_bitmap() functionBrian Paul2009-09-062-3/+175
|
* xlib: move misplaced braceBrian Paul2009-09-061-1/+1
|
* r600: add support for EXT_texture_sRGBAlex Deucher2009-09-042-0/+44
|
* r300: Add support for GL_EXT_provoking_vertexAlex Deucher2009-09-043-4/+12
|
* r600: Add support for GL_EXT_provoking_vertexAlex Deucher2009-09-042-0/+10
|
* i965: Don't set the complete field when there is more VUE yet to come.Eric Anholt2009-09-041-1/+1
| | | | | This should help with things like lightsmark, but I don't have a testcase for this commit.
* i965: Add support for 2 threads in the GS.Eric Anholt2009-09-041-1/+4
| | | | | This brings noop vertex shader throughput from 6.8M verts/sec to 10.4M verts/sec using GL_QUADs on my GM45.
* i965: Add support for KIL_NV in brw_wm_emit.cEric Anholt2009-09-042-0/+19
| | | | | I ran into this lack of support when writing a shader that always discarded the fragments.
* r600: fix Elts handlingAlex Deucher2009-09-042-3/+16
| | | | Patch from taiu on IRC. fixes bug 23585
* r600: rework cb/db setupAlex Deucher2009-09-033-130/+109
| | | | | | Setup the regs when we emit rather than during state setup. In certain cases a proper CB target was never emitted. This fixes bug 23658.
* r600: make sure the active vertex shader bo is re-added to persistent list.Alex Deucher2009-09-031-0/+7
|
* mesa: rename gl_sync_object::Status to StatusFlagBrian Paul2009-09-031-2/+2
| | | | | There's a symbol collision with X11/Xlib.h #define Status int in the Mesa xlib code. This seems the simpliest way to work around this.
* Add ARB_sync to the xorg sw dri driver.Eric Anholt2009-09-031-0/+2
|
* savage: Fix driver build post-ARB_sync.Eric Anholt2009-09-032-8/+6
| | | | | Like s3v, clean up absurd use of Xlib in the driver, avoiding namespace pollution.
* s3v: Fix driver build for ARB_sync.Eric Anholt2009-09-031-3/+2
| | | | | | | This driver was including Xlibint.h to get the CARD32 typedef to use for 32-bit unsigned integers, which #defined Status to something. CARD32 isn't actually a 32-bit unsigned integer, so replacing with uint32_t usage should fix bugs on 64-bit along with the build.
* intel: Add support for ARB_sync.Eric Anholt2009-09-038-0/+147
| | | | | We currently weasel out of supporting the timeout parameter, but otherwise this extension looks ready, and should make the common case happy.
* ARB sync / swrast: Use GL_ARB_sync_functions instead of GL_ARB_sync. Oops.Ian Romanick2009-09-031-1/+1
|
* ARB sync: Add support for GL_ARB_sync to swrastIan Romanick2009-09-032-0/+10
| | | | | This isn't quite right yet. The delete behavior and the context clean-up needs some work.
* Eliminate trailing whitespace in extension_helper.cIan Romanick2009-09-031-673/+673
|
* ARB sync: Regenerate files from previous commitIan Romanick2009-09-031-0/+62
|
* intel: helper to debug bufmgr (disabled)Brian Paul2009-09-031-0/+4
|
* mesa: change ctx->Driver.BufferData() to return GLboolean for success/failureBrian Paul2009-09-032-5/+15
| | | | | Return GL_FALSE if we failed to allocate the buffer. Then raise GL_OUT_OF_MEMORY in core Mesa.
* r600: visual depth has no meaning here.Dave Airlie2009-09-031-12/+2
| | | | fbos get angry when this happens.
* r600: make sure the active shader bo is re-added to persistent list.Dave Airlie2009-09-031-0/+8
|
* radeon: pass internal format into the miptree.Dave Airlie2009-09-033-11/+14
| | | | | | | We need to figure out if the compression format changes. without this texcmp segfaults if you change format enough times.
* radeon/dri2: add gl20 bits for r300/r600 just like dri1 doesDave Airlie2009-09-031-0/+2
|
* Revert "i965: Use VBOs in the VBO module on 965, now that we have ↵Eric Anholt2009-09-021-2/+0
| | | | | | | | | | ARB_map_buffer_range." This reverts commit 00413d87426f14df47d90ba3c995e1889e9f88ca. Even with fixes, using ARB_map_buffer_range in the VBO module isn't showing up as a significant win, and some cases apparently regressed. Bug #23624.
* intel: Add support for FlushMappedBufferRange for ARB_map_buffer_range.Eric Anholt2009-09-022-15/+59
| | | | | | This should help for the usage by the VBO module, where we would upload the whole remaining chunk of the buffer for a series of range maps that should cover just a segment of it.
* intel: Sync a synchronized READ_BIT map buffer range with GL drawing to it.Eric Anholt2009-09-021-1/+1
| | | | It's probably uncommon, but would obviously have gone wrong.
* intel: Move MapBufferRange mesa state setting up to cover the 915 case.Eric Anholt2009-09-021-7/+7
|
* i965: CS FENCE in URB_FENCE is 11-bits wideXiang, Haihao2009-09-021-2/+2
|
* i965: validate sf stateXiang, Haihao2009-09-021-0/+1
|
* intel: use _mesa_expand_bitmap() to skip an intermediate bufferBrian Paul2009-09-011-21/+6
|
* dri: remove unused meta_clear_tris()Brian Paul2009-09-012-266/+2
|
* intel: use BUFFER_BITS_COLORBrian Paul2009-09-011-1/+1
|
* intel: fix incorrect parameter type for intel_bufferobj_map_range()Brian Paul2009-09-011-1/+1
|
* radeon: trim down #includesBrian Paul2009-09-011-28/+0
|
* radeon: use _mesa_meta_clear()Brian Paul2009-09-011-2/+2
|
* mesa: obey stencil write mask in _mesa_meta_draw_pixels()Brian Paul2009-09-011-6/+8
|
* intel: set Length/Offset fields in intel_bufferobj_map()Brian Paul2009-09-011-0/+3
|
* intel: use _mesa_meta_copy_pixels() when do_blit_copypixels() failsBrian Paul2009-09-011-5/+1
| | | | Also, trim down #includes.
* intel: trim down #includesBrian Paul2009-09-011-8/+0
|
* intel: use _mesa_meta_draw_pixels()Brian Paul2009-09-011-147/+4
| | | | | The textured quad path is slightly faster and will work with POT textures on i945.
* intel: trim down #includesBrian Paul2009-09-011-17/+0
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 10:25:01 +0000