summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* i965: Move down genX_upload_sbe in profiles.Mathias Fröhlich2020-03-101-3/+3
* mesa: remove _mesa_index_buffer::index_size in favor of index_size_shiftMarek Olšák2020-03-045-14/+15
* intel: fix the gen 11 compute shader scratch IDsPaulo Zanoni2020-03-031-1/+6
* mesa: move num_instances and base_instance out of _mesa_primMarek Olšák2020-02-284-29/+48
* mesa: remove redundant _mesa_prim::is_indexedMarek Olšák2020-02-281-9/+10
* mesa/i965: remove _mesa_prim::indirect_offsetMarek Olšák2020-02-283-15/+26
* mesa: remove unused "indirect" parameter from Driver.DrawMarek Olšák2020-02-284-20/+12
* i965: stop using "indirect" parameter from Driver.Draw (non-indirect)Marek Olšák2020-02-284-15/+26
* i965: toggle on EXT_texture_norm16Tapani Pälli2020-02-261-0/+1
* i965: Use isl_aux_state_transition_write()Nanley Chery2020-02-241-183/+16
* i965: Use ISL's access preparation functionsNanley Chery2020-02-241-257/+35
* i965: Do not generate D16 B5G6R5_UNORM configs on gen < 8Danylo Piliaiev2020-02-201-11/+23
* intel/bufmgr: Cast bitshift to unsignedDanylo Piliaiev2020-02-191-1/+1
* mesa: remove unused _mesa_draw_indirectMarek Olšák2020-02-141-1/+1
* i965: enable INTEL_blackhole_renderLionel Landwerlin2020-02-135-0/+49
* í965: don't use _mesa_prim::is_indirectMarek Olšák2020-02-111-7/+7
* vbo: merge use_buffer_objects into vbo_CreateContext to skip the big mallocMarek Olšák2020-02-119-11/+8
* vbo: remove immediate mode code that doesn't do anything and simplify stuffMarek Olšák2020-02-111-1/+0
* i965: remove duplicated commentLeandro Ribeiro2020-02-071-2/+1
* dri: delete gen-symbol-redefs.pyEric Engestrom2020-02-051-68/+0
* i965: Do not set front_buffer_dirty if there is no front bufferDanylo Piliaiev2020-02-041-1/+3
* intel/blorp: Plumb deref block size through to 3DSTATE_SFJason Ekstrand2020-01-301-1/+1
* intel/common: Return the block size from get_urb_configJason Ekstrand2020-01-301-1/+2
* intel/blorp: Always emit URB config on Gen7+Jason Ekstrand2020-01-301-9/+19
* intel: Take a gen_l3_config in gen_get_urb_configJason Ekstrand2020-01-301-3/+1
* i965: Re-emit l3 state before BLORP executesJason Ekstrand2020-01-303-3/+7
* intel/genxml: Drop SLMEnable from L3CNTLREG on Gen11Jason Ekstrand2020-01-301-1/+2
* i965: Use brw_batch_references in tex_busy checkKenneth Graunke2020-01-301-1/+2
* util/hash_table: update users to use new optimal integer hash functionsAnthony Pesch2020-01-231-14/+2
* i965: Enable INTEL_shader_integer_functions2 on Gen8+Ian Romanick2020-01-232-0/+6
* radeon: Fix multiple definition error with radeon_debugTimur Kristóf2020-01-222-7/+17
* nir: Drop the ssbo_offset to atomic lowering.Eric Anholt2020-01-211-2/+1
* mesa: Make atomic lowering put atomics above SSBOs.Eric Anholt2020-01-212-3/+3
* i965: Simplify brw_get_renderer_string()Kenneth Graunke2020-01-131-20/+10
* i965: support EXT_EGL_image_storageGurchetan Singh2020-01-132-0/+30
* i965: refactor intel_image_target_texture_2dGurchetan Singh2020-01-131-4/+15
* i965: track if image is created by a dmabufGurchetan Singh2020-01-132-0/+2
* dri_util: add driImageFormatToSizedInternalGLFormat functionGurchetan Singh2020-01-132-45/+82
* mesa: create program resource hash in a single placeTapani Pälli2020-01-091-2/+0
* meta: Add cleanup function for BitmapYevhenii Kolesnikov2020-01-081-0/+17
* mesa/st/i965: add a ProgramResourceHash for quicker resource lookupTapani Pälli2020-01-071-0/+2
* glsl: rename gl_nir_link() to gl_nir_link_spirv()Timothy Arceri2020-01-071-1/+1
* i965: Allow HiZ for glCopyImageSubData sourcesJason Ekstrand2020-01-041-0/+9
* i965/blorp: Don't resolve HiZ unless we're reinterpretingJason Ekstrand2020-01-041-1/+1
* blorp: Allow reading with HiZJason Ekstrand2020-01-041-0/+6
* intel: Drop Gen11 WaBTPPrefetchDisable workaroundKenneth Graunke2020-01-031-13/+1
* meta: Cleanup function for DrawTexYevhenii Kolesnikov2019-12-301-0/+14
* meson: simplify install_megadrivers.py invocationEric Engestrom2019-12-271-2/+1
* i965/iris/perf: factor out frequency register captureLionel Landwerlin2019-12-181-22/+18
* i965: expose MESA_FORMAT_B8G8R8X8_SRGB visualTapani Pälli2019-12-171-7/+14
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 06:31:43 +0000