summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* dri/nouveau: Pipeline glTexSubImage texture transfers.Francisco Jerez2010-10-312-19/+68
* dri/nouveau: Keep small DYNAMIC_DRAW vertex buffers in system ram.Francisco Jerez2010-10-314-13/+35
* dri/nouveau: Optimize VBO binding re-emission.Francisco Jerez2010-10-313-26/+84
* dri/nouveau: Split out array handling to its own file.Francisco Jerez2010-10-319-165/+244
* dri/nouveau: Use a macro to iterate over the bound vertex attributes.Francisco Jerez2010-10-315-112/+83
* dri/nouveau: Avoid recursion in nouveau_bo_context_reset().Francisco Jerez2010-10-311-5/+5
* dri/nouveau: Split out the scratch helpers to a separate file.Francisco Jerez2010-10-319-78/+165
* dri/nouveau: Tell the vbo module we want real hardware BOs.Francisco Jerez2010-10-311-0/+1
* dri/nouveau: Honor the access flags in nouveau_bufferobj_map_range.Francisco Jerez2010-10-311-32/+40
* dri/nouveau: Call _mesa_update_state() after framebuffer invalidation.Francisco Jerez2010-10-302-1/+6
* dri/nv25: Bind a hierarchical depth buffer.Francisco Jerez2010-10-305-8/+34
* dri/nouveau: Don't assert(0) on compressed internal formats.Francisco Jerez2010-10-301-0/+5
* dri/nv20: Clear with the 3D engine.Francisco Jerez2010-10-301-0/+54
* osmesa: fix renderbuffer memleak in OSMesaMakeCurrent()Brian Paul2010-10-301-4/+6
* mesa: Make metaops use program refcounts instead of names.Eric Anholt2010-10-291-17/+20
* Merge branch 'glapi-reorg'Chia-I Wu2010-10-291-3/+2
|\
| * glapi: Do not use glapidispatch.h.Chia-I Wu2010-10-271-3/+2
* | i965: Update the gen6 stencil ref state when stencil state changes.Eric Anholt2010-10-281-1/+1
* | i965: Upload required gen6 VS push constants even when using pull constants.Eric Anholt2010-10-281-8/+18
* | i965: Update gen6 SF state when point state (sprite or attenuation) changes.Eric Anholt2010-10-281-0/+1
* | i965: Add user clip planes support to gen6.Eric Anholt2010-10-285-31/+123
* | r300/compiler: Use rc_get_readers_normal() for presubtract optimizationsTom Stellard2010-10-271-175/+118
* | i965: Add bit operation support to the fragment shader backend.Kenneth Graunke2010-10-271-3/+12
* | i965: Make FS uniforms be the actual type of the uniform at upload time.Eric Anholt2010-10-276-9/+81
* | intel: Enable GL_EXT_separate_shader_objects in Intel driversIan Romanick2010-10-271-0/+2
* | Track separate programs for each stageIan Romanick2010-10-273-11/+29
* | Fix build on systems where "python" is python 3.Kenneth Graunke2010-10-271-1/+1
* | r600c: add missing radeon_prepare_render() call on evergreenAlex Deucher2010-10-271-0/+4
* | r100: revalidate after radeon_update_renderbuffersAlex Deucher2010-10-272-0/+4
|/
* i965: Disable register spilling on gen6 until it's fixed.Eric Anholt2010-10-261-1/+1
* i965: Fix VS URB entry sizing.Eric Anholt2010-10-261-1/+1
* i965: Drop the eot argument to read messages, which can never be set.Eric Anholt2010-10-261-24/+19
* i965: Add support for constant buffer loads on gen6.Eric Anholt2010-10-261-2/+26
* i965: Set up the constant buffer on gen6 when it's needed.Eric Anholt2010-10-261-0/+1
* i965: Fix typo in comment about state flags.Eric Anholt2010-10-261-1/+1
* i965: Handle new ir_unop_round_even in channel expression splitting.Eric Anholt2010-10-261-0/+1
* i965: Add support for discard instructions on gen6.Eric Anholt2010-10-261-10/+41
* i965: Add disasm for the flag register.Eric Anholt2010-10-261-0/+3
* i965: Clear some undefined fields of g0 when using them for gen6 FB writes.Eric Anholt2010-10-261-0/+14
* i965: Use SENDC on the first render target write on gen6.Eric Anholt2010-10-263-4/+13
* i965: Clarify an XXX comment in FB writes with real info.Eric Anholt2010-10-261-1/+2
* i965: Add EU code for dword scattered reads (constant buffer array indexing).Eric Anholt2010-10-262-0/+45
* xlib: silence unused var warningBrian Paul2010-10-251-0/+1
* i965: Add support for pull constants to the new FS backend.Eric Anholt2010-10-2210-105/+213
* i965: Move the FS disasm/annotation printout to codegen time.Eric Anholt2010-10-222-54/+35
* dri/nouveau: Force a "slow" Z clear if we're getting a new depth buffer.Francisco Jerez2010-10-221-0/+12
* i965: Be more aggressive in tracking live/dead intervals within loops.Eric Anholt2010-10-211-13/+41
* i965: Correct scratch space allocation.Eric Anholt2010-10-213-12/+15
* i965: Don't emit register spill offsets directly into g0.Eric Anholt2010-10-211-6/+22
* i965: Add support for register spilling.Eric Anholt2010-10-216-55/+315