summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeon: Use MESA_FORMAT_SARGB8 for sRGB formatsHenri Verbeet2010-08-096-19/+19
* r600c: Disable alpha test during blitsHenri Verbeet2010-08-091-3/+4
* radeon: fix npot mipmap alignment on r600Andre Maasikas2010-08-091-1/+1
* r600: bump glsl versionAndre Maasikas2010-08-091-0/+2
* i810: Add missing header m_xform.h.Vinson Lee2010-08-071-0/+2
* dri: Add missing header m_xform.h.Vinson Lee2010-08-075-0/+11
* r300c: do not advertise half float vertex on RV3xx, RS4xx, RC4xxMarek Olšák2010-08-072-2/+2
* r600c: tiling require drm 2.6.0, not 2.5.0Alex Deucher2010-08-051-1/+1
* r600: add support for getting the tiling config via drm ioctl (v2)Alex Deucher2010-08-051-0/+57
* r600: add new relocs for tiling supportAlex Deucher2010-08-052-18/+39
* r600: add span support for 2D tilingAlex Deucher2010-08-054-5/+210
* intel: Check for a NULL src buffer prior to bltChris Wilson2010-08-051-1/+1
* intel: Check for region allocation failure.Chris Wilson2010-08-051-0/+6
* dri/nouveau: Don't try to validate uninitialized teximages.Francisco Jerez2010-08-051-4/+4
* dri/nv20: Fix some PGRAPH_ERRORs seen with DATA_CHECK enabled.Francisco Jerez2010-08-052-2/+6
* dri/nouveau: Fix up software mipmap generation.Francisco Jerez2010-08-052-5/+51
* r300/compiler: Remove unnecessary header.Vinson Lee2010-08-041-1/+0
* intel: Remove unnecessary header.Vinson Lee2010-08-041-1/+0
* r600: relax stride/alignment requirements for verticesAndre Maasikas2010-08-043-20/+14
* r300/compiler: Always unroll loops when doing loop emulation.Tom Stellard2010-08-034-11/+14
* r300/compiler: r500 hw support for break and continue in loops.Tom Stellard2010-08-0310-167/+282
* r300/compiler: KILP may not always be inside an IF statement.Tom Stellard2010-08-031-9/+14
* r300/compiler: Don't unroll loops with continue or break.Tom Stellard2010-08-031-1/+12
* radeon: Add DRI2 flush extension support, so we synchronize properly.Mario Kleiner2010-08-0213-10/+98
* Revert "radeon: Add DRI2 flush extension to so we synchronize properly."Jerome Glisse2010-08-0210-77/+0
* radeon: Add DRI2 flush extension to so we synchronize properly.Mario Kleiner2010-08-0210-0/+77
* r600: fix sin,cos functions on r600Andre Maasikas2010-08-021-9/+133
* mesa: Remove inclusion of compiler.h from mtypes.h.Vinson Lee2010-07-312-0/+5
* intel: Add missing header to intel_context.c.Vinson Lee2010-07-301-0/+1
* intel: Add missing header.Vinson Lee2010-07-291-0/+1
* dri: Add missing header to dri_metaops.c.Vinson Lee2010-07-291-0/+1
* intel: Declare the various tracked state variables using "extern"Kristian Høgsberg2010-07-291-62/+62
* intel: Don't depend on context config values when picking texture formatsKristian Høgsberg2010-07-291-24/+12
* r600: since 8744c36e added asserts - use another random register for shader w...Andre Maasikas2010-07-291-1/+1
* intel: Implement EGL_KHR_surfaceless extensionKristian Høgsberg2010-07-281-7/+20
* intel: Remove unused intel/server filesKristian Høgsberg2010-07-275-397/+2
* i965: Fix reversed naming of the operations in compute-to-mrf optimization.Eric Anholt2010-07-263-6/+11
* i965: Clean up a few magic numbers to use brw_defines.h defs.Eric Anholt2010-07-263-18/+20
* i965: Use MIN2, MAX2 instead of rolling our own.Eric Anholt2010-07-261-15/+12
* i965: Fold the "is arithmetic" bit of 965 opcodes into the opcode list.Eric Anholt2010-07-261-50/+26
* i965: Remove some duped register size/count definitionsEric Anholt2010-07-262-34/+26
* i965: Move the GRF-to-MRF optimizations to brw_optimize.c.Eric Anholt2010-07-263-619/+618
* i965: Improve (i.e. remove) some grf-to-mrf unnecessary movesBenjamin Segovia2010-07-261-2/+626
* i965: Allow VS MOVs to use immediate constants.Eric Anholt2010-07-261-0/+1
* i965: Cleanly fail programs with unsupported array access.Eric Anholt2010-07-231-1/+28
* i965: Add support for VS relative addressing of temporary arrays.Eric Anholt2010-07-231-2/+49
* i965: Respect VS/VP point size result when enabled.Eric Anholt2010-07-221-3/+4
* i965: Fix the disasm output for da16 src widths.Eric Anholt2010-07-221-1/+1
* i965: Avoid extra MOV in VS indirect register reads.Eric Anholt2010-07-221-15/+16
* i965: Fix up VS temporary array access for fixed index offset != 0.Eric Anholt2010-07-221-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-13 16:26:18 +0000