summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* i965/nir/vec4: Implement carry/borrow for addition/subtractionAntia Puentes2015-08-031-0/+16
* i965/nir/vec4: Implement more math operationsAntia Puentes2015-08-031-0/+52
* i965/vec4: Return the last emitted instruction in emit_math()Antia Puentes2015-08-032-4/+7
* i965/nir/vec4: Implement multiplicationAntia Puentes2015-08-031-0/+44
* i965/nir/vec4: Implement the addition operationAntia Puentes2015-08-031-0/+7
* i965/nir/vec4: Implement int<->float format conversion opsAntia Puentes2015-08-031-0/+11
* i965/nir/vec4: Lower "vecN" instructions and mark them unreachableAntia Puentes2015-08-032-0/+10
* i965/nir/vec4: Implement single-element "mov" operationsAntia Puentes2015-08-031-0/+13
* i965/nir: Disable alu_to_scalar pass on non-scalar shadersAlejandro Piñeiro2015-08-031-6/+10
* i965/nir/vec4: Prepare source and destination registers for ALU operationsAntia Puentes2015-08-031-1/+18
* i965/nir/vec4: Implement loading values from an UBOAntia Puentes2015-08-031-2/+59
* i965/nir/vec4: Implement atomic counter intrinsics (read, inc and dec)Alejandro Piñeiro2015-08-031-2/+25
* i965/nir/vec4: Implement load_uniform intrinsicIago Toral Quiroga2015-08-031-2/+24
* i965/nir/vec4: Implement intrinsics that load system valuesAlejandro Piñeiro2015-08-031-6/+21
* i965/nir/vec4: Implement store_output intrinsicEduardo Lima Mitev2015-08-032-3/+19
* i965/vec4: Make sure that register types always match during emit_urb_slot()Eduardo Lima Mitev2015-08-031-5/+10
* i965/nir/vec4: Implement load_input intrinsicEduardo Lima Mitev2015-08-031-2/+20
* i965/nir/vec4: Implement loop statements (nir_cf_node_loop)Eduardo Lima Mitev2015-08-031-1/+5
* i965/nir/vec4: Implement conditional statements (nir_cf_node_if)Iago Toral Quiroga2015-08-031-1/+15
* i965/nir/vec4: Add get_nir_dst() and get_nir_src() methodsEduardo Lima Mitev2015-08-032-0/+83
* i965/nir: Move brw_type_for_nir_type() to brw_nir to allow reuseEduardo Lima Mitev2015-08-033-18/+21
* i965/nir/vec4: Implement load_const intrinsicEduardo Lima Mitev2015-08-033-2/+20
* i965/vec4: Add auxiliary func to build a writemask from a component sizeEduardo Lima Mitev2015-08-031-0/+6
* i965/nir: Dot not assign direct uniform locations first for vec4-based shadersIago Toral Quiroga2015-08-031-4/+10
* nir/nir_lower_io: Add vec4 supportIago Toral Quiroga2015-08-031-6/+8
* i965/nir: Pass a is_scalar boolean to brw_create_nir()Eduardo Lima Mitev2015-08-035-7/+12
* i965/nir/vec4: Add shader function implementationEduardo Lima Mitev2015-08-032-1/+11
* i965/nir/vec4: Add setup for system valuesAlejandro Piñeiro2015-08-032-1/+50
* i965/vec4: Redefine make_reg_for_system_value() to allow reuse in NIR->vec4 passAlejandro Piñeiro2015-08-038-11/+19
* i965/nir/vec4: Add setup of uniform variablesIago Toral Quiroga2015-08-032-3/+97
* i965/nir/vec4: Add setup of input variables in NIR->vec4 passEduardo Lima Mitev2015-08-032-1/+12
* i965/vec4: Move type_size() method to brw_vec4_visitor classEduardo Lima Mitev2015-08-032-6/+17
* i965/nir/vec4: Select between new nir_vec4 or current vec4_visitor code-pathsEduardo Lima Mitev2015-08-032-10/+22
* i965/nir/vec4: Add implementation placeholders for a new NIR->vec4 passEduardo Lima Mitev2015-08-033-0/+273
* i965/fs: Fix regression with SIMD8 VS since b5f1a48e234d47b24df38cb562cffb894...Francisco Jerez2015-07-311-1/+2
* i965/gen9: Add hs, ds, and cs thread + urb infoBen Widawsky2015-07-301-0/+10
* i965/bxt: Use more conservative thread countsBen Widawsky2015-07-301-2/+4
* i965/skl: Add production thread counts and URB sizeBen Widawsky2015-07-301-5/+5
* i965/bxt: Don't use brw_device_info_skl_early on BXTNeil Roberts2015-07-301-1/+3
* i965: Change the type of max_{vs, hs, ...}_threads variables to unsignedAnuj Phogat2015-07-292-7/+7
* Delete duplicate function is_power_of_two() and use _mesa_is_pow_two()Anuj Phogat2015-07-297-15/+15
* i965/bxt: Support 3src simd16 instructionsBen Widawsky2015-07-291-3/+1
* i965: Use float calculations when double is unnecessary.Matt Turner2015-07-2914-34/+35
* mesa: Use floats for viewport bounds.Matt Turner2015-07-297-7/+7
* i965/fs: Make the default builder 64-wide before entering the optimization loop.Francisco Jerez2015-07-292-2/+7
* i965/fs: Don't set exec_all on instructions wider than the original in lower_...Francisco Jerez2015-07-291-9/+11
* i965/fs: Initialize a builder explicitly in the gen4 send dependency work-aro...Francisco Jerez2015-07-291-4/+7
* i965/cfg: Assert that cur_do/while/if pointers are non-NULL.Matt Turner2015-07-291-0/+3
* i965/fs: Switch opt_cse() to the fs_builder constructor from instruction.Francisco Jerez2015-07-291-8/+8
* i965/fs: Switch lower_logical_sends() to the fs_builder constructor from inst...Francisco Jerez2015-07-291-3/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 21:51:48 +0000