summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965/Gen6-7: Do not replace texcoords with point coord if not drawing pointsChris Forbes2014-11-252-12/+49
* i965: Precompile ARB programs.Kenneth Graunke2014-11-241-2/+9
* i965: Make precompile functions accessible from C.Kenneth Graunke2014-11-245-10/+19
* i965: Pass gl_program pointers into precompile functions.Kenneth Graunke2014-11-247-29/+33
* i965: Move brw->precompile checks out a level.Kenneth Graunke2014-11-241-4/+4
* i965/gen6/gs: Don't declare a src_reg with struct.Matt Turner2014-11-241-1/+1
* i965/disasm: Fix all32h/any32h predicate disassembly.Matt Turner2014-11-241-1/+1
* i965: Don't overwrite the math function with conditional mod.Matt Turner2014-11-242-2/+4
* i965: Assert that math instructions don't have conditional mod.Matt Turner2014-11-242-0/+4
* i965: Handle nested uniform array indexingChris Forbes2014-11-241-29/+37
* i965: Make Gen4-5 push constants call _mesa_load_state_parameters too.Kenneth Graunke2014-11-211-0/+4
* i965/vec4/gen8: Handle the MUL dest hazard exceptionBen Widawsky2014-11-212-2/+19
* i965/vec4: Extract depctrl hazardsBen Widawsky2014-11-211-22/+27
* i965/fs: Remove is_valid_3src().Matt Turner2014-11-213-8/+1
* i965/fs: Remove is_valid_3src() checks from emit_lrp.Matt Turner2014-11-211-4/+1
* i965/fs: Remove unused apply_stride().Matt Turner2014-11-212-11/+0
* i965/fs: Move ip_record class to its one use.Matt Turner2014-11-212-12/+12
* i965: Move common fields into backend_instruction.Matt Turner2014-11-213-5/+2
* i965: Combine offset/texture_offset fields.Matt Turner2014-11-216-15/+13
* i915: Only use TEXCOORDTYPE_VECTOR with cube maps on gen2Ville Syrjälä2014-11-201-18/+19
* i965/disasm: Properly decode branch_ctrl (gen8+)Ben Widawsky2014-11-203-2/+23
* i965: Skip _mesa_load_state_parameters when there are zero parameters.Kenneth Graunke2014-11-202-11/+11
* i965: Fix segfault in WebGL Conformance on IvybridgeChad Versace2014-11-181-3/+4
* nine: Implement threadpoolAxel Davy2014-11-181-0/+5
* nine: Add drirc options (v2)Axel Davy2014-11-181-0/+13
* i965: Move fs_visitor ra pass to new fs_visitor::allocate_registers()10.4-branchpointKristian Høgsberg2014-11-142-59/+69
* i965: Move fs_visitor optimization pass into new method fs_visitor::optimize()Kristian Høgsberg2014-11-142-65/+72
* i965: Move more code into codegen-branch of the fs_visitor::run() if statementKristian Høgsberg2014-11-141-12/+11
* i965: Refactor fs_generator APIKristian Høgsberg2014-11-144-39/+23
* st/dri: Support EGL_CONTEXT_OPENGL_DEBUG_BIT_KHR/GLX_CONTEXT_DEBUG_BIT_ARB on...José Fonseca2014-11-141-8/+6
* i965/vec4: Combine all the math emitters.Kenneth Graunke2014-11-132-104/+17
* i965/vec4: Use const references in emit() functions.Kenneth Graunke2014-11-132-15/+14
* i965: Use macros to create prototypes for emitter helpers.Kenneth Graunke2014-11-131-57/+41
* i965: Always enable VF statisticsBen Widawsky2014-11-131-2/+1
* i915: Emit 3DSTATE_SCISSOR_RECTANGLE_0 before 3DSTATE_SCISSOR_ENABLEVille Syrjälä2014-11-136-17/+17
* i915: Don't call _mesa_meta_glsl_Clear() on gen2Ville Syrjälä2014-11-131-1/+1
* i915: Protect macro argument for TEXTURE_SET()Ville Syrjälä2014-11-131-1/+1
* i915: Kill intel_context::hw_stencilVille Syrjälä2014-11-132-2/+0
* i915: Accept GL_DEPTH_STENCIL GL_DEPTH_COMPONENT formats for renderbuffersVille Syrjälä2014-11-131-0/+9
* i915: Override mip filter to nearest with anisoVille Syrjälä2014-11-131-0/+2
* i915: Use L8A8 instead of I8 to simulate A8 on gen2Ville Syrjälä2014-11-132-3/+2
* i915: Fix GL_DOT3_RGBA a bitVille Syrjälä2014-11-131-2/+3
* i965/cfg: Remove if_block/else_block.Matt Turner2014-11-113-30/+1
* i965/fs: Don't use if_block/else_block in SEL peephole.Matt Turner2014-11-111-6/+11
* i965: Advertise a line width of 40.0 on Cherryview and Skylake.Kenneth Graunke2014-11-081-1/+5
* i965: Advertise larger line widths.Kenneth Graunke2014-11-081-3/+9
* i965: Use ctx->Const.MaxLineWidth when clamping ctx->Line.Width.Kenneth Graunke2014-11-084-5/+8
* i965: Set Line Width correctly on Cherryview and Skylake.Kenneth Graunke2014-11-082-1/+6
* i965: drop the custom gen8_instruction CFLAGEmil Velikov2014-11-071-2/+0
* i965/fs: Wire up control flow correctly in predicated break pass.Matt Turner2014-11-061-3/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 19:04:43 +0000