summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965/fs: Add a little whitespace between shader dumping debug.Eric Anholt2011-04-261-1/+5
* i965/fs: Add support for compr4 MRF writes.Eric Anholt2011-04-261-14/+18
* i965/fs: Add support for 16-wide dispatch on gen5.Eric Anholt2011-04-263-12/+93
* i965/fs: Add initial support for 16-wide dispatch on gen6.Eric Anholt2011-04-266-81/+210
* i965/fs: Add support for discard instructions in 16-wide mode.Eric Anholt2011-04-261-0/+3
* i965/fs: Add support for math instructions in 16-wide mode.Eric Anholt2011-04-263-14/+45
* i965/fs: Fix interference calculation of pixel_[xy] in 16-wide.Eric Anholt2011-04-261-0/+23
* i965/fs: Disable some optimization passes under 16-wide for now.Eric Anholt2011-04-262-0/+15
* i965/fs: Add support for 16-wide texturing on gen5+.Eric Anholt2011-04-261-21/+29
* i965/fs: Add support for computing pixel_[xy] in 16-wide.Eric Anholt2011-04-262-10/+46
* i965/fs: Add support for 16-wide dispatch to the register allocator.Eric Anholt2011-04-261-19/+37
* i965: Move the destination reg setup for 8/16 wide to the emit code.Eric Anholt2011-04-264-10/+6
* intel: Use tiling for dri2AllocateBuffer implementationKristian Høgsberg2011-04-261-1/+10
* intel: Set gen in intelInitScreen, just copy value in intelInitContextKristian Høgsberg2011-04-263-5/+14
* intel: Use X tiling for DRM EGL ImagesKristian Høgsberg2011-04-261-1/+1
* i965: Don't double-emit fragment.color writes for MRT with ARB_fp.Eric Anholt2011-04-232-35/+19
* i965: Fill in the remaining fields of gen5+ sampler default color.Eric Anholt2011-04-231-4/+14
* i965: Fix batch decode for the gen5+ sampler default color.Eric Anholt2011-04-231-6/+24
* intel: Add support for ARB_sampler_objects.Eric Anholt2011-04-239-63/+85
* i965: Add support for NV_conditional_render.Eric Anholt2011-04-235-0/+17
* meta: Don't do conditional rendering on GenerateMipmaps and BlitFramebuffer.Eric Anholt2011-04-231-1/+24
* i965: Add support for ARB_texture_compression_rgtc.Eric Anholt2011-04-233-0/+11
* mesa/gdi: Address compiler warnings.José Fonseca2011-04-232-136/+131
* mesa/gdi: Remove InitCritSections.cpp.José Fonseca2011-04-231-33/+0
* Drop fx windows driver.José Fonseca2011-04-233-2299/+0
* scons: Build classic mesa gdi driver.José Fonseca2011-04-236-115/+52
* osmesa: Fix Mingw build.José Fonseca2011-04-231-16/+1
* scons: Build osmesa.José Fonseca2011-04-232-0/+37
* r300/compiler: fix up error messageMarek Olšák2011-04-221-2/+2
* i915: Gut all remaining bits of hardware fogIan Romanick2011-04-214-107/+13
* i915: i915_context::vertex_fog is always I915_FOG_NONE, so kill itIan Romanick2011-04-213-8/+1
* i915: There's always a fragment programIan Romanick2011-04-211-26/+5
* i915: Delete disabled try_pixel_fog pathsIan Romanick2011-04-211-55/+0
* mesa: Kill gl_fragment_program::FogOption with fireIan Romanick2011-04-211-2/+0
* i915: gl_fragment_program::FogOption is always GL_NONE so don't check itIan Romanick2011-04-212-11/+2
* i965: gl_fragment_program::FogOption is always GL_NONE so don't check itIan Romanick2011-04-211-5/+0
* i965: Remove dead vertex buffer structs.Kenneth Graunke2011-04-201-25/+0
* intel: Add support for ARB_color_buffer_float.Eric Anholt2011-04-209-10/+28
* meta: Add support for ARB_color_buffer_float to _mesa_meta_Clear().Eric Anholt2011-04-201-4/+24
* meta: Add support for ARB_color_buffer_float to _mesa_meta_DrawPixels.Eric Anholt2011-04-201-0/+28
* intel: Add support for ARB_texture_float.Eric Anholt2011-04-206-2/+62
* intel: Add support for blit copies of >32bpp formats.Eric Anholt2011-04-201-0/+11
* r600c: add evergreen big endian supportAlex Deucher2011-04-195-9/+286
* r600c: add big endian support for r6xx/r7xxCédric Cano2011-04-1911-50/+508
* r200: enable some extensionsMarek Olšák2011-04-191-2/+10
* r300/compiler: Fix dataflow analysis bug with ELSE blocksTom Stellard2011-04-181-0/+7
* i965: Convert 3DPRIMITIVE command from struct-style to OUT_BATCH style.Kenneth Graunke2011-04-183-46/+37
* i965: Allocate the whole URB to the VS and fix calculations for Gen6.Kenneth Graunke2011-04-183-19/+25
* intel: Add I8 and L8 to intel_mesa_format_to_rb_datatype().Eric Anholt2011-04-181-0/+2
* Revert "intel: Add spans code for the ARB_texture_rg support."Eric Anholt2011-04-181-122/+0