summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* | r600: fix count prediction for IB caseAlex Deucher2009-11-041-1/+1
* | Fix YTILE spantmp functionsAlan Hourihane2009-11-041-2/+2
* | Merge branch 'mesa_7_6_branch'Brian Paul2009-11-031-1/+1
|\|
| * Add --with-dri-searchpath argumentChow Loong Jin2009-10-301-1/+1
* | intel: avoid unnecessary front buffer flushing/updatingBrian Paul2009-11-035-2/+27
* | mesa: use _mesa_get_current_tex_object()Brian Paul2009-11-021-6/+2
* | r600: implement LOG op in compilerPierre Ossman2009-11-022-3/+214
* | r600: implement EXP op in compilerPierre Ossman2009-11-022-3/+130
* | radeon: add missing includeDave Airlie2009-10-311-0/+1
* | radeon: use _mesa_get_current_tex_unitDave Airlie2009-10-311-1/+1
* | intel: Use GTT mapping when available for swrast.Eric Anholt2009-10-303-1/+88
* | intel: Fix up z24_x8 depth spans since the texformat merge.Eric Anholt2009-10-301-12/+6
* | i965: Add an index assert on get_fp_inst array like other compiler arrays.Eric Anholt2009-10-301-0/+1
* | i965: Fix BRW_WM_MAX_INSN to reflect current limits.Eric Anholt2009-10-301-2/+1
* | intel: Set the texture format in the TFP path.Eric Anholt2009-10-301-3/+6
* | r600: remove duplicate lineAlex Deucher2009-10-301-1/+0
* | r600: fill in some missing tex formatsAlex Deucher2009-10-301-0/+46
* | r600: fix a warning, update commentsAlex Deucher2009-10-301-3/+3
* | r600: use AUTO_INDEX for draw - saves cmd buffer spaceAndre Maasikas2009-10-301-18/+10
* | intel: fix up some XRGB breakageBrian Paul2009-10-303-3/+6
* | intel: update intel_create_renderbuffer(format), add XRGB supportBrian Paul2009-10-2912-36/+57
* | r600: remove the no rrb messagesAlex Deucher2009-10-291-2/+0
* | r600: Add support for ARB_depth_clampAlex Deucher2009-10-292-2/+14
* | intel: remove memcpy_get_tex_image() codeBrian Paul2009-10-291-103/+2
* | i965: indentation fixBrian Paul2009-10-291-1/+1
* | i965: make brw_sf_prog_key::sprite_origin_lower_left one bitBrian Paul2009-10-293-5/+5
* | i965: make brw_wm_prog_key a little smallerBrian Paul2009-10-291-3/+3
* | i915: Fix 1D texture mapping in the t coordinate.Eric Anholt2009-10-291-0/+6
* | i915: Correct and make use of the defines for 32-bit depth texture modes.Eric Anholt2009-10-292-4/+9
* | i965: avoid shader translation on window resizeBrian Paul2009-10-291-6/+11
* | i965: define, use BRW_MAX_DRAW_BUFFERSBrian Paul2009-10-293-4/+8
* | i965: remove unused varBrian Paul2009-10-291-1/+0
* | i965: don't use context state in emit_fb_write()Brian Paul2009-10-293-2/+5
* | i965: use macros to get/set prog_instruction::Aux fieldBrian Paul2009-10-294-8/+14
* | i965: minor code reformattingBrian Paul2009-10-291-4/+3
* | i915: Implement min/max LOD clamping with the hardware.Eric Anholt2009-10-294-40/+46
* | i965: Replace a MIN(MAX()) with CLAMP().Eric Anholt2009-10-291-2/+2
* | intel: check for single memcpy() in memcpy_get_tex_image()Brian Paul2009-10-291-5/+10
* | i965: Fix fallout from ARB_depth_clamp enablement that broke glDepthRange.Eric Anholt2009-10-291-4/+10
* | intel: Don't bother MI_FLUSHing on glFlush in the DRI2 case.Eric Anholt2009-10-291-1/+1
* | intel: Clean up merge leftover from the DRI2 swap throttling.Eric Anholt2009-10-291-5/+0
* | intel: remove debug codeBrian Paul2009-10-291-1/+0
* | intel: added fast memcpy path for glGetTexImage()Brian Paul2009-10-291-3/+102
* | radeon: fix incorrect Z format in radeon_alloc_renderbuffer_storage()Brian Paul2009-10-291-2/+2
* | mesa: re-remove s3v and trident driver filesBrian Paul2009-10-283-1350/+0
* | Merge branch 'texformat-rework'Brian Paul2009-10-2893-1379/+2503
|\ \
| * | radeon: add case for MESA_FORMAT_X8_Z24 in radeon_create_renderbuffer()Brian Paul2009-10-271-1/+6
| * | mesa: choose texture format in core mesa, not driversBrian Paul2009-10-259-44/+6
| * | mesa: remove calls to _mesa_compressed_row_stride()Brian Paul2009-10-255-15/+15
| * | glide: remove _mesa_compressed_row_stride() callsBrian Paul2009-10-251-11/+9
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 15:41:00 +0000