summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* i965: Add back gen6 headerless FB writes to the new FS backend.Eric Anholt2010-10-061-11/+32
* i965: Also do constant propagation for the second operand of CMP.Eric Anholt2010-10-061-0/+5
* i965: Enable the constant propagation code.Eric Anholt2010-10-061-2/+0
* i965: Add support for gen6 FB writes to the new FS.Eric Anholt2010-10-042-3/+22
* i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.Eric Anholt2010-10-041-1/+1
* i965: Add initial folding of constants into operand immediate slots.Eric Anholt2010-10-041-0/+90
* i965: Add trivial dead code elimination in the new FS backend.Eric Anholt2010-10-041-2/+50
* i965: Be more conservative on live interval calculation.Eric Anholt2010-10-041-3/+11
* i965: Fix glean/texSwizzle regression in previous commit.Eric Anholt2010-10-031-18/+18
* i965: Set up swizzling of shadow compare results for GL_DEPTH_TEXTURE_MODE.Eric Anholt2010-10-021-1/+32
* i965: Add support for EXT_texture_swizzle to the new FS backend.Eric Anholt2010-10-021-0/+21
* i965: Fix incorrect batchbuffer size in gen6 clip state command.Kenneth Graunke2010-10-011-1/+0
* i965: Don't try to emit code if we failed register allocation.Eric Anholt2010-10-011-1/+2
* i965: Fix off-by-ones in handling the last members of register classes.Eric Anholt2010-10-011-5/+5
* i965: Add a sanity check for register allocation sizes.Eric Anholt2010-10-011-0/+5
* i965: When producing a single channel swizzle, don't make a temporary.Eric Anholt2010-10-011-0/+5
* i965: Restore the forcing of aligned pairs for delta_xy on chips with PLN.Eric Anholt2010-10-011-12/+43
* r600c: fix segfault in evergreen stencil codeAlex Deucher2010-10-011-15/+9
* savage: Remove unnecessary header.Vinson Lee2010-10-011-1/+0
* i965: Enable GL_ARB_texture_rgIan Romanick2010-10-014-0/+91
* i965: Fix up copy'n'pasteo from moving coordinate setup around for gen4.Eric Anholt2010-10-011-2/+0
* i965: Add real support for pre-gen5 texture sampling to the new FS.Eric Anholt2010-10-011-24/+98
* evergreen : fix z format setting, enable stencil.richard2010-10-012-30/+62
* i965: Pre-gen6, map VS outputs (not FS inputs) to URB setup in the new FS.Eric Anholt2010-10-011-24/+48
* i965: Also increment attribute location when skipping unused slots.Eric Anholt2010-10-011-0/+1
* i965: Fix the gen6 jump size for BREAK/CONT in new FS.Eric Anholt2010-10-011-1/+1
* i965: Add gen6 attribute interpolation to new FS backend.Eric Anholt2010-10-011-3/+39
* r600c: pull over 6xx/7xx vertex fixes for evergreenAlex Deucher2010-10-013-58/+42
* i965: Split the gen4 and gen5 sampler handling apart.Eric Anholt2010-09-301-23/+103
* i965: Use the lowering pass for texture projection.Eric Anholt2010-09-301-16/+3
* r600c: add reloc for CB_COLOR0_ATTRIBAlex Deucher2010-09-301-3/+11
* i965: Fix new FS handling of builtin uniforms with packed scalars in structs.Eric Anholt2010-09-301-4/+4
* i965: Fix whole-structure/array assignment in new FS.Eric Anholt2010-09-301-21/+55
* i965: Update renderer strings for sandybridgeAdam Jackson2010-09-301-0/+13
* dri/savage: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/radeon: remove duplicated includesNicolas Kaiser2010-09-302-2/+0
* dri/r600: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/r300: remove duplicated includeNicolas Kaiser2010-09-301-2/+0
* dri/r128: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/mga: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/intel: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/i965: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/i915: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/i810: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
* dri/common: remove duplicated includeNicolas Kaiser2010-09-301-4/+0
* dri/nv10: Use fast Z clears.Francisco Jerez2010-09-306-11/+88
* dri/nouveau: Remove unnecessary flush.Francisco Jerez2010-09-301-3/+1
* dri/nouveau: Have a smaller amount of larger scratch buffers.Francisco Jerez2010-09-301-2/+2
* i965: always set tiling for fbo depth buffer on sandybridgeZhenyu Wang2010-09-301-2/+8
* i965: Remove my "safety counter" code from loops.Eric Anholt2010-09-291-14/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 11:16:16 +0000