summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* nir/glsl: Take a gl_shader_program and a stage rather than a gl_shaderJason Ekstrand2015-10-021-2/+1
* i965: Move prog_data uniform setup to the codegen levelJason Ekstrand2015-10-026-17/+26
* i965: Move binding table setup to codegen time.Jason Ekstrand2015-10-0210-66/+67
* i965/shader: Pull assign_common_binding_table_offsets out of backend_shaderJason Ekstrand2015-10-025-11/+36
* i965/nir: Simplify uniform setupJason Ekstrand2015-10-022-24/+16
* i965/nir: Pull GLSL uniform handling into a common functionJason Ekstrand2015-10-026-151/+133
* i965/nir: Pull common ARB program uniform handling into a common functionJason Ekstrand2015-10-025-34/+70
* i965/vec4: Use the uniform count from nir_assign_var_locationsJason Ekstrand2015-10-021-21/+11
* i965/shader: Get rid of the setup_vec4_uniform_value helperJason Ekstrand2015-10-025-41/+0
* i965/shader: Pull setup_image_uniform_values out of backend_shaderJason Ekstrand2015-10-023-20/+42
* i965/vec4: Get rid of the uniform_vector_size arrayJason Ekstrand2015-10-025-18/+5
* i965/vec4: Use the actual channels used in pack_uniform_registersJason Ekstrand2015-10-021-14/+37
* i965: Pull stage_prog_data.nr_params out of the NIR shaderJason Ekstrand2015-10-024-24/+14
* i965/vs: Move lazy NIR creation to codegen_vs_progJason Ekstrand2015-10-022-12/+13
* i965/vec4: Delete the old vec4_vp codeJason Ekstrand2015-10-028-672/+0
* i965/vec4: Delete the old ir_visitor codeJason Ekstrand2015-10-026-2025/+2
* i965/vec4: Always use NIRJason Ekstrand2015-10-023-49/+14
* i965: don't forget to free image_param on prog_data freeIlia Mirkin2015-10-021-0/+1
* i965/fs: Print reg and reg_offset separately for ATTR files.Kenneth Graunke2015-10-011-1/+1
* i965/nir: Refactor input/output lowering setup into helpers.Kenneth Graunke2015-10-011-20/+26
* nir: Allow nir_lower_io() to only lower one type of variable.Kenneth Graunke2015-10-011-2/+2
* meta: Handle array textures in scaled MSAA blitsIan Romanick2015-09-301-15/+20
* i965/miptree: Add PRM references for most struct members (v2)Chad Versace2015-09-301-25/+154
* i965/miptree: Rename align_w,align_h -> halign,valignChad Versace2015-09-309-52/+62
* i965/miptree: Rename intel_miptree_map::mt -> ::linear_mt (v2)Chad Versace2015-09-302-15/+17
* i965/miptree: Fix comments for map modeChad Versace2015-09-301-1/+1
* i965/miptree: More comments for BRW_MAP_DIRECT_BIT (v2)Chad Versace2015-09-301-1/+3
* i965: Remove duplicate copy of is_scalar_shader_stage().Kenneth Graunke2015-09-301-31/+20
* i915: Remember to call intel_prepare_render() before blittingVille Syrjälä2015-09-301-0/+5
* i915: Fix texcoord vs. varying collision in fragment programsVille Syrjälä2015-09-302-26/+71
* i830: Fix collision between I830_UPLOAD_RASTER_RULES and I830_UPLOAD_TEX(0)Ville Syrjälä2015-09-301-4/+4
* i965/cs: Upload UBO/SSBO surfacesJordan Justen2015-09-304-1/+30
* i965: Get rid of prog_data compare functionsJason Ekstrand2015-09-3011-135/+1
* i965/state_cache: Remove the aux_compare fieldsJason Ekstrand2015-09-302-11/+0
* i965/copy_image: Fix a copy+past errorJason Ekstrand2015-09-301-1/+1
* i965: Remove early release of DRI2 miptreeChris Wilson2015-09-301-1/+0
* i965/vec4/nir: add nir_intrinsic_memory_barrier supportSamuel Iglesias Gonsalvez2015-09-301-0/+9
* nir: Use a system value for gl_PrimitiveIDIn.Kenneth Graunke2015-09-291-0/+10
* i965/cs: Generate code to load gl_NumWorkGroupsJordan Justen2015-09-291-0/+28
* i965/cs: Setup surface binding for gl_NumWorkGroupsJordan Justen2015-09-295-1/+53
* i965/cs: Add a binding table entry for gl_NumWorkGroupsJordan Justen2015-09-293-5/+29
* i965/cs: Store compute invocation information in brw contextJordan Justen2015-09-292-24/+37
* i965/cs: Re-emit cs_state when surfaces have changedJordan Justen2015-09-291-1/+2
* i965/cs: Re-emit push constants and cs_state on new batchesJordan Justen2015-09-291-2/+4
* mesa: rename gl_shader_program's NumUniformBlocks to NumBufferInterfaceBlocksSamuel Iglesias Gonsalvez2015-09-293-9/+9
* i965/gen9: Add a condition for starting pixel in fast copy blitAnuj Phogat2015-09-281-0/+4
* i965: Rename intel_miptree_get_dimensions_for_image()Anuj Phogat2015-09-285-10/+14
* i965/gen9: Fix {src, dst}_pitch alignment check for XY_FAST_COPY_BLTAnuj Phogat2015-09-281-11/+7
* i965: Fix {src, dst}_pitch alignment check for XY_SRC_COPY_BLTAnuj Phogat2015-09-281-2/+7
* i965: Move conversion of {src, dst}_pitch to dwords outside if/elseAnuj Phogat2015-09-281-16/+9
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 13:22:14 +0000