| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|\
| |
| |
| |
| | |
Conflicts:
src/mesa/shader/program_parse.tab.c
|
| |\
| | |
| | |
| | |
| | |
| | |
| | | |
Conflicts:
src/mesa/shader/lex.yy.c
src/mesa/shader/program_parse.tab.c
src/mesa/shader/program_parse.tab.h
|
| | |
| | |
| | |
| | | |
At this point the extension is not fully implemented.
|
| | | |
|
|\ \ \
| | | |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
src/mesa/drivers/dri/intel/intel_clear.c
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
This fixes the clears in openarena with the new metaops clear code, and
the new piglit vbo-subdata-sync test.
Bug #23857.
|
| | | |
| | | |
| | | |
| | | |
| | | | |
Its flagging of extra state that's already flagged by the vtbl new_batch
when appropriate was confusing my tracking down of the OA clear bug.
|
| | | |
| | | |
| | | |
| | | |
| | | | |
Handles GL_TEXTURE_1D, GL_TEXTURE_2D, GL_TEXTURE_CUBE_MAP.
But GL_TEXTURE_3D and texture borders not supported yet.
|
|\| | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
src/mesa/vbo/vbo_exec_array.c
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
This is similar to what r300 does inside the driver, but I've added it as
a generic option since it seems most hardware will want it.
Fixes piglit nv-init-zero-reg.vpfp and nv-init-zero-addr.vpfp.
|
| | | | |
|
| | | | |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
If there happened to be a bound VBO when intel_generate_mipmap() was
called we blew up because of a bad vertex array pointer.
Fixes regnumonline, bug 23859.
|
|\| | | |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Radeon generic scissors code had problem that some of code was using exclusive
and some inclusive bottom right corner. Only r600 driver is using exclusive
coordinate so changed generic code to pass inclusive coordinate and r600 driver
changes BR coordinate to be exclusive.
|
|\| | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
src/mesa/drivers/dri/r600/r700_assembler.c
src/mesa/drivers/dri/r600/r700_chip.c
src/mesa/drivers/dri/r600/r700_render.c
src/mesa/drivers/dri/r600/r700_vertprog.c
src/mesa/drivers/dri/r600/r700_vertprog.h
src/mesa/drivers/dri/radeon/radeon_span.c
|
| | | |
| | | |
| | | |
| | | | |
seems to work here ...
|
| | | |
| | | |
| | | |
| | | | |
128 gprs, 256 reg-based consts
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- max texture size is 8k, but mesa doesn't support
that at the moment.
- attempt to set shader limits to what the hw actually
supports
- clean up some old r300 cruft
- no need to explicitly disable irqs. This is fixed
in the drm now.
Signed-off-by: Alex Deucher <[email protected]>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- MUL_LIT is ALU.Trans instruction
- some Trans instructions can take 3 arguments
- don't clobber dst.x, use dst.z as temp, it'll get written correct
value in last insn
- respect source swizzles
|
| | | |
| | | |
| | | |
| | | | |
registers takes radius
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
1D tile span support for depth/stencil/color/textures
Z and stencil buffers are always tiled, so this fixes
sw access to Z and stencil buffers. color and textures
are currently linear, but this adds span support when we
implement 1D tiling.
This fixes the text in progs/demos/engine and progs/tests/z*
|
| | | |
| | | |
| | | |
| | | | |
Noticed by rnoland on IRC.
|
| | | |
| | | |
| | | |
| | | | |
with some minor updates from Richard.
|
| | | | |
|
| | | |
| | | |
| | | |
| | | | |
noticed by taiu on IRC.
|
| | | |
| | | |
| | | |
| | | | |
We use t->bo for dri1 since r600 uses CS for dri1.
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
if we have a BO here it means TFP and we should have set it
up already.
tested by b0le on #radeon
|
| | | | |
|
| | | |
| | | |
| | | |
| | | | |
Fixes #22741
|
| | | | |
|
| | | | |
|
| | | |
| | | |
| | | |
| | | |
| | | | |
Shaders and IB need to be updated and allocated before
calling validatebuffers.
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | |
| | | |
| | | |
| | | | |
seems to work here ...
|
|\| | | |
|
| | | |
| | | |
| | | |
| | | | |
This should help to work around bugs 24083 and 23670.
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Nicolai Hähnle <[email protected]>
|
| | | |
| | | |
| | | |
| | | | |
92033a9516942d7272ce4bf36ecd422009bbaf60 and 822c7964819ca1fcc270880d4ca8b3de8a4276d0
|
| | | | |
|
| | | | |
|