summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers
Commit message (Expand)AuthorAgeFilesLines
* vbo: pass the stream from DrawTransformFeedbackStream to driversMarek Olšák2015-08-065-6/+12
* i965/fs: Lower arithmetic instructions with register regions of unsupported w...Francisco Jerez2015-08-061-0/+62
* i965/fs: Fix fs_inst::regs_read() for sources in the ATTR file.Francisco Jerez2015-08-061-0/+1
* i965/fs: Implement nir_op_imul/umul_high in terms of MULH.Francisco Jerez2015-08-061-31/+2
* i965/fs: Lower the MULH virtual instruction.Francisco Jerez2015-08-061-0/+55
* i965/fs: Indent the implementation of 32x32-bit MUL lowering by one level.Francisco Jerez2015-08-061-130/+134
* i965/fs: Lower 32x32 bit multiplication on BXT.Francisco Jerez2015-08-061-2/+2
* i965: Define virtual instruction to calculate the high 32 bits of a multiply.Francisco Jerez2015-08-066-0/+13
* dri: set the __DRI_API_OPENGL bit based on max gl compat versionFrank Binns2015-08-041-1/+3
* i965: Make gen7_upload_ps_state staticIan Romanick2015-08-032-10/+1
* i965: Remove extern declaration for nonexistent state atomIan Romanick2015-08-031-1/+0
* i965: Trivial formatting changes in gen7_vs_state.cIan Romanick2015-08-031-5/+5
* i965: Trivial formatting changes in gen6_multisample_state.cIan Romanick2015-08-031-5/+2
* i965: Trivial formatting changes in brw_misc_state.cIan Romanick2015-08-031-26/+23
* i965: Trivial formatting changes in brw_draw_upload.cIan Romanick2015-08-031-3/+6
* i965: Trivial formatting changes in brw_draw.cIan Romanick2015-08-031-51/+51
* i965: Trivial formatting changes in brw_wm.cIan Romanick2015-08-031-43/+41
* i965/nir: Do not scalarize phis in non-scalar setupsIago Toral Quiroga2015-08-031-2/+6
* i965/vec4: Handle uniform and GRF array access on vertex programs (NIR)Antia Puentes2015-08-031-1/+1
* i965/nir/vec4: Handle uniforms on vertex programsAntia Puentes2015-08-031-2/+32
* i965/vec4: Enable NIR-vec4 pass on ARB_vertex_programsAntia Puentes2015-08-031-23/+24
* i965/nir/gs: Implement support for gl_InvocationID system valueIago Toral Quiroga2015-08-032-0/+29
* i965/gs/gen6: Refactor ir_emit_vertex and ir_end_primitive for gen6Samuel Iglesias Gonsalvez2015-08-032-1/+14
* i965/nir/gs: Implement EmitVertex and EndPrimitiveIago Toral Quiroga2015-08-032-0/+23
* i965/nir/gs: Handle geometry shaders inputsIago Toral Quiroga2015-08-033-0/+71
* i965/gs: Refactor ir_emit_vertex and ir_end_primitiveIago Toral Quiroga2015-08-034-4/+33
* i965/nir: Enable NIR-vec4 pass on geometry shadersIago Toral Quiroga2015-08-032-1/+5
* i965/nir/vec4: Add implementation of nir_emit_texture()Alejandro Piñeiro2015-08-031-1/+194
* i965/ir/vec4: Refactor visit(ir_texture *ir)Alejandro Piñeiro2015-08-032-173/+209
* i965/vec4: Add a new dst_reg constructor accepting a brw_reg_typeAlejandro Piñeiro2015-08-032-0/+13
* i965/vec4: Change vec4_visitor::swizzle_result() method to allow reuseAlejandro Piñeiro2015-08-032-8/+15
* i965/vec4: Change vec4_visitor::gather_channel() method to allow reuseEduardo Lima Mitev2015-08-032-5/+6
* i965/vec4: Change vec4_visitor::emit_mcs_fetch() method to allow reuseEduardo Lima Mitev2015-08-032-6/+8
* i965/vec4: Move is_high_sample() method to vec4_visitor classEduardo Lima Mitev2015-08-032-3/+4
* i965/nir: Add new utility method brw_glsl_base_type_for_nir_type()Eduardo Lima Mitev2015-08-033-14/+25
* i965/nir/vec4: Implement nir_emit_jumpEduardo Lima Mitev2015-08-031-1/+14
* i965/nir/vec4: Mark as unreachable ops that should be already loweredAntia Puentes2015-08-031-0/+17
* i965/nir/vec4: Implement vector "any" operationAntia Puentes2015-08-031-0/+14
* i965/nir/vec4: Implement the dot product operationAntia Puentes2015-08-031-0/+15
* i965/nir/vec4: Implement conditional selectAntia Puentes2015-08-031-0/+6
* i965/nir/vec4: Implement linear interpolationAntia Puentes2015-08-031-0/+5
* i965/vec4: Return the emitted instruction in emit_lrp()Antia Puentes2015-08-032-6/+6
* i965/nir/vec4: Implement floating-point fused multiply-addAntia Puentes2015-08-031-0/+9
* i965/nir/vec4: Implement "shift" operationsAntia Puentes2015-08-031-0/+12
* i965/nir/vec4: Implement the "sign" operationAntia Puentes2015-08-031-0/+33
* i965/nir/vec4: Implement bit operationsAntia Puentes2015-08-031-0/+62
* i965/nir/vec4: Implement pack/unpack operationsAntia Puentes2015-08-031-0/+44
* i965/nir/vec4: "noise" ops should already be loweredAntia Puentes2015-08-031-0/+18
* i965/nir/vec4: Implement "bool<->int,float" format conversionAntia Puentes2015-08-031-0/+19
* i965/nir/vec4: Implement logical operatorsAntia Puentes2015-08-031-0/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-16 19:17:53 +0000