Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | r300: Added the vertex program swizzle (aka selection) defines. | Oliver McFadden | 2008-03-01 | 2 | -24/+21 | |
| | | ||||||
| * | r300: Converted to the new src/dest register defines. | Oliver McFadden | 2008-03-01 | 3 | -24/+4 | |
| | | ||||||
| * | r300: Removed an obsolete comment from the vertex program header file. | Oliver McFadden | 2008-03-01 | 1 | -4/+0 | |
| | | ||||||
| * | r300: Converted to the new Math Engine defines. | Oliver McFadden | 2008-03-01 | 2 | -22/+9 | |
| | | ||||||
| * | r300: Added the Math Engine opcode macro. | Oliver McFadden | 2008-03-01 | 1 | -0/+9 | |
| | | ||||||
| * | r300: Renamed the Vector Engine opcode macro. | Oliver McFadden | 2008-03-01 | 3 | -40/+40 | |
| | | ||||||
| * | r300: Converted to the new Vector Engine defines. | Oliver McFadden | 2008-03-01 | 4 | -76/+32 | |
| | | ||||||
| * | r300: Removed the duplicate dest register defines. | Oliver McFadden | 2008-03-01 | 3 | -12/+8 | |
| | | ||||||
| * | r300: Removed the duplicate "easy" vertex program macros. | Oliver McFadden | 2008-03-01 | 2 | -21/+19 | |
| | | ||||||
| * | r300: Added the vertex program src/dest register defines. | Oliver McFadden | 2008-03-01 | 1 | -0/+16 | |
| | | ||||||
| * | r300: Added the Vector Engine and Math Engine defines from AMD's documentation. | Oliver McFadden | 2008-03-01 | 1 | -2/+84 | |
| | | ||||||
| * | r300: Moved the vertex and fragment program macros into the appropriate files. | Oliver McFadden | 2008-03-01 | 4 | -151/+121 | |
| | | ||||||
* | | i965: depth offset on glPolygonMode(GL_LINE/GL_POINT) | Xiang, Haihao | 2008-03-28 | 1 | -2/+2 | |
| | | ||||||
* | | r300: finish conversion of RS_INST regs | Dave Airlie | 2008-03-28 | 3 | -22/+6 | |
| | | ||||||
* | | r300: move to using RS_INST names | Dave Airlie | 2008-03-28 | 5 | -37/+33 | |
| | | ||||||
* | | [965] Fix massively broken state cache dirty flagging. | Michal Wajdeczko | 2008-03-26 | 1 | -2/+6 | |
| | | | | | | | | | | It was flagging a last_bo update even when last_bo didn't change, but another part was failing to update last_bo when it should have. | |||||
* | | [intel] Use mesa texmemory functions to allocate teximage Data. | Michal Wajdeczko | 2008-03-26 | 2 | -3/+5 | |
| | | | | | | | | | | Failure to consistently do so resulted in mismatched aligned versus unaligned alloc/free. | |||||
* | | [965] Don't let the negate flags of src0 affect 1 constants in precalc_dst/lit | Eric Anholt | 2008-03-26 | 1 | -14/+21 | |
| | | | | | | | | | | This patch is a variant of a submission by Michal Wajdeczko to fix oglconform fpalu failures. | |||||
* | | [965] Correctly set read mask for OPCODE_SWZ in pass1. | Michal Wajdeczko | 2008-03-26 | 1 | -1/+1 | |
| | | | | | | | | | | | | While OPCODE_SWZ has usually been optimized away in pass0, it may still exist if a SWZ with dst saturate was emitted in pass_fp. Fixes an error in oglconform fpalu.c. | |||||
* | | [965] Clean up whitespace and dead code from do_unfilled change. | Eric Anholt | 2008-03-26 | 1 | -11/+6 | |
| | | ||||||
* | | [i915] don't use 4x4 filter for 1D shadowmap | Zou Nan hai | 2008-03-26 | 1 | -2/+7 | |
| | | ||||||
* | | intel: fix the issue "VBO: Cannot allocate memory for a BO" on | Xiang, Haihao | 2008-03-25 | 3 | -0/+14 | |
| | | | | | | | | 965 after merging intel_context.c from i915 and i965. fix bug# 15152. | |||||
* | | R300: fix typo r300 fog reg | Alex Deucher | 2008-03-24 | 1 | -1/+1 | |
| | | | | | | | | Noticed by pzad on IRC | |||||
* | | [965] Avoid emitting dead code for DPx/math instructions. | Michal Wajdeczko | 2008-03-21 | 1 | -0/+15 | |
| | | | | | | | | | | | | The pass1 optimization stage clears out writemasks and registers, but the instructions themselves are still being processed at this stage, and could have resulted in them still being emitted. | |||||
* | | [965] Improve pinterp performance by delaying reads of just-written regs. | Michal Wajdeczko | 2008-03-21 | 1 | -0/+4 | |
| | | ||||||
* | | [965] Fix negating of unsigned value in emit_wpos_xy. | Michal Wajdeczko | 2008-03-21 | 1 | -1/+1 | |
| | | ||||||
* | | [965] Add MVP code for position invariant vertex programs. | Michal Wajdeczko | 2008-03-21 | 1 | -0/+3 | |
| | | | | | | | | This fixes the arbvptorus demo. | |||||
* | | [965] Shuffle state flags to match the order we initialize them in. | Michal Wajdeczko | 2008-03-21 | 1 | -2/+2 | |
| | | ||||||
* | | intel: Use _mesa_ffs wrapper, and fix a use-after-free with INTEL_DEBUG=buf. | Michal Wajdeczko | 2008-03-21 | 1 | -3/+7 | |
| | | ||||||
* | | [i965] multiple rendering target fix | Zou Nan hai | 2008-03-21 | 2 | -10/+29 | |
| | | ||||||
* | | [i915] GL_DEPTH_TEXTURE_MODE fix | Zou Nan hai | 2008-03-20 | 1 | -3/+4 | |
| | | ||||||
* | | [965] Initialize region surface key structure padding. | Eric Anholt | 2008-03-19 | 1 | -0/+2 | |
| | | | | | | | | Fixes valgrind warnings, and potential performance loss from cache misses. | |||||
* | | [intel] Fix an uninitialized variable access in PRESUMED_OFFSET clearing. | Eric Anholt | 2008-03-19 | 1 | -2/+2 | |
| | | | | | | | | | | It was harmless, as the only time we need to clear PRESUMED_OFFSET, the variable had been initialized already. | |||||
* | | Radeon 9500 (0x4144) only has one pipe | Alex Deucher | 2008-03-19 | 1 | -0/+4 | |
| | | | | | | | | confirmed by Reid Linnemann <[email protected]> | |||||
* | | [i915] arb point sprite only support in i965 | Zou Nan hai | 2008-03-19 | 1 | -1/+1 | |
| | | ||||||
* | | [i915] fix fragment.position | Zou Nan hai | 2008-03-19 | 1 | -6/+21 | |
| | | ||||||
* | | [i915] Bug #13634: Fix bugs in 945 cube mipmap layout. | Eric Anholt | 2008-03-18 | 1 | -15/+18 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | The most egregious, and the one the bug report and failure in the cubemap demo were about was introduced with intel_mipmap_pitch_align(), where a "* 2" for the pitch calculation was lost. The base size < 32 case also failed to align, which may have caused problems with render to texture. Another bug would have broken 2x2/1x1 base mipmap levels by placing the data where the hardware wouldn't look for it. Other bugs remain with the layout of the small mipmap faces (hardware looks for them in X,Y,Z,-X,-Y,-Z order along the bottom row, but we lay them out X,-X,Y,-Y,Z,-Z). | |||||
* | | [i915] Add comments about how cube texture layout works. | Eric Anholt | 2008-03-18 | 1 | -2/+107 | |
| | | ||||||
* | | [i915] Move miptree layout code into separate functions per target. | Eric Anholt | 2008-03-18 | 1 | -258/+285 | |
| | | | | | | | | Also clean up some other miscellaneous formatting nits while I'm at it. | |||||
* | | [intel] Clarify miptree layout by using byte offsets to images. | Eric Anholt | 2008-03-18 | 2 | -12/+29 | |
| | | ||||||
* | | [945] Remove conditional in 945 3D mipmap layout checking for cube layout. | Eric Anholt | 2008-03-18 | 1 | -4/+3 | |
| | | ||||||
* | | Revert "[i965] make stipple pattern continue across GL_LINE_LOOP and ↵ | Zou Nan hai | 2008-03-18 | 2 | -3/+3 | |
| | | | | | | | | | | | | | | GL_LINE_STRIP" There is no information in GS to determinate when to reset line stipple count, still fallback to software This reverts commit 5a0314b431ab147c6156c3011f4cb54161ba4b25. | |||||
* | | [i965] make stipple pattern continue across GL_LINE_LOOP and GL_LINE_STRIP | Zou Nan hai | 2008-03-18 | 2 | -3/+3 | |
| | | ||||||
* | | r300: add new rs690 pci id | Dave Airlie | 2008-03-18 | 1 | -0/+1 | |
| | | ||||||
* | | [965] Fix fp temp reg release code to not usually release all temps. | Andrzej Trznadel | 2008-03-17 | 1 | -2/+2 | |
| | | | | | | | | Also, use wrapped ffs() instead of native. | |||||
* | | r300: Simplify r300VAPInputRoute1. | Markus Amsler | 2008-03-17 | 1 | -7/+3 | |
| | | ||||||
* | | r300: Simplify r300VAPInputRoute0, check for valid input. | Markus Amsler | 2008-03-17 | 1 | -14/+10 | |
| | | ||||||
* | | [i965] round pointsize to nearest int according to spec | Zou Nan hai | 2008-03-17 | 1 | -2/+2 | |
| | | ||||||
* | | intel: fix the error in commit 7ed1fd5d8438e55fe24091844cdfccb0881306bc | Xiang, Haihao | 2008-03-17 | 1 | -1/+1 | |
| | | ||||||
* | | intel: It is needed to allocating texture memory to accommodate | Xiang, Haihao | 2008-03-17 | 2 | -25/+35 | |
| | | | | | | | | a texture when calling TexImage with pixels set to NULL pointer. |