aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
...
* i965/brw: Fix emit_depthbuffer() when packed depth/stencil texture is attachedChad Versace2011-06-101-11/+5
* i965/gen6: Add support for gl_PointCoord.Eric Anholt2011-06-091-0/+3
* i965/gen6: Fix point sprite texture coordinate overrides.Eric Anholt2011-06-091-7/+7
* i965/gen6: Refactor SF setup a bit to handle overrides in one place.Eric Anholt2011-06-091-19/+24
* mesa: get rid of homegrown logbase2 implementation in driversRoland Scheidegger2011-06-092-28/+2
* i965/gen7: Call gen7_create_constant_surface instead of brw_[...].Kenneth Graunke2011-06-083-3/+15
* i965/gen7: Enable SIMD16 fragment shader dispatch.Kenneth Graunke2011-06-081-2/+6
* i965/gen7: Don't emit 3DSTATE_GS_SVB_INDEX on Ivybridge.Kenneth Graunke2011-06-081-7/+9
* i965/gen7: Program stencil buffers on Ivybridge.Kenneth Graunke2011-06-081-19/+42
* i965/gen7: Add a prepare_depthbuffer function.Kenneth Graunke2011-06-081-0/+15
* i965/gen7: gen7_emit_depthbuffer needs the _NEW_DEPTH dirty bit.Kenneth Graunke2011-06-081-1/+2
* i965/gen7: Remove stencil renderbuffer from gen7_depth_format.Kenneth Graunke2011-06-081-3/+0
* intel: Request DRI2 buffers for separate stencil and hizChad Versace2011-06-083-14/+444
* intel: Add assertions to intelCreateBuffer()Chad Versace2011-06-081-3/+12
* intel: Refactor intel_update_renderbuffers()Chad Versace2011-06-081-111/+212
* intel: Add function intel_renderbuffer_set_hiz_region()Chad Versace2011-06-082-0/+17
* intel/intel_context.c: Remove unused functionsChad Versace2011-06-081-48/+0
* intel: Add flags to intel_screen for hiz and separate stencilChad Versace2011-06-083-7/+73
* intel: Define enum intel_dri2_has_hizChad Versace2011-06-081-0/+56
* intel: Define span functions for S8 renderbuffersChad Versace2011-06-081-0/+64
* i965/brw: Emit state for hiz and separate stencil buffersChad Versace2011-06-082-9/+107
* mga: enable GL_ARB_vertex_array_object extensionNicolas Kaiser2011-06-071-0/+2
* intel: Update intel-decode.c from intel-gpu-tools.Eric Anholt2011-06-072-88/+785
* intel: Implement glFinish() correctly by waiting on all previous rendering.Eric Anholt2011-06-073-16/+13
* radeon: Use pciid list to generate PCI_CHIP_<FAMILY>_<ID> definesBenjamin Franzke2011-06-071-491/+9
* i965: Fix flipped GT1 vs GT2 URB VS entry count limits.Eric Anholt2011-06-071-2/+2
* i965: Update SURFACE_STATE dumping for Ivybridge.Kenneth Graunke2011-06-061-3/+43
* i965: Update SAMPLER_STATE dumping for Ivybridge.Kenneth Graunke2011-06-061-1/+53
* i965: Update SF_CLIP_VIEWPORT state dumping for Ivybridge.Kenneth Graunke2011-06-061-2/+38
* dri/nouveau: fix gnome-shell segfaultBen Skeggs2011-06-061-1/+1
* i965: Drop remaining strict conformance fallback for GL_POINT_SMOOTH.Eric Anholt2011-06-031-30/+0
* i965: Drop strict conformance fallback for GL_LINE_STIPPLE.Eric Anholt2011-06-031-18/+0
* i965: Drop strict conformance fallback for GL_LINE_SMOOTH.Eric Anholt2011-06-031-9/+0
* i965: Drop strict conformance fallback for GL_POLYGON_SMOOTH.Eric Anholt2011-06-031-6/+0
* i965: Drop INTEL_CONFORMANCE=2 fallback code.Eric Anholt2011-06-031-3/+0
* dri: add missing files from 873379a8818eed9ab16c24728b7091a3a3705c5bBrian Paul2011-06-022-0/+112
* dri/nouveau: Fix build with --enable-shared-dricore.Johannes Obermayr2011-06-0217-140/+56
* r300: remove MIN3 macro, already defined in macros.hBrian Paul2011-06-021-1/+0
* i965: Raise const.MaxTextureLevels to 14 (8192)Chris Wilson2011-06-021-3/+3
* r600c: add support for llanoAlex Deucher2011-05-316-1/+98
* i965/fs: Use the embedded compare in SEL on gen6+.Eric Anholt2011-05-312-16/+30
* i965: Remove brw_surface_state struct that is now unused.Eric Anholt2011-05-311-74/+0
* i965: Switch brw_state_dump to using bitshifting for surface state.Eric Anholt2011-05-312-9/+17
* i965: Replace struct with bit shifting for WM null surfaces.Eric Anholt2011-05-311-13/+13
* i965: Replace struct with bit shifting for WM pull constant surfaces.Eric Anholt2011-05-312-35/+17
* i965: Replace struct with bit shifting for WM render target surfaces.Eric Anholt2011-05-312-31/+45
* i965: Replace structs with bitfield shifting for WM texture surfaces.Eric Anholt2011-05-311-32/+35
* i965: Add defines for surface state setup using bitfield shifting.Eric Anholt2011-05-311-1/+33
* i965: Don't compute brw->wm.input_size_masks when it's unused.Eric Anholt2011-05-311-1/+11
* i965: Drop a gratuitous "if" that the compiler didn't eliminate at -O2.Eric Anholt2011-05-311-10/+8