summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
* i965: Push down inclusion of brw_program.h.Matt Turner2015-11-2418-5/+15
* i965: Mark functions called from C as extern "C".Matt Turner2015-11-242-3/+3
* i965: Push down inclusion of vbo/vbo.h.Matt Turner2015-11-242-1/+1
* i965: Remove duplicate #includes.Matt Turner2015-11-241-2/+0
* i965: Remove unneeded forward declarations.Matt Turner2015-11-244-8/+0
* i965: Mark count_trailing_one_bits() static.Matt Turner2015-11-241-1/+1
* i965: Remove useless gen6_blorp.h/gen7_blorp.h headers.Matt Turner2015-11-247-88/+7
* i965: Prevent implicit upcasts to brw_reg.Matt Turner2015-11-247-14/+49
* i965: Use scope operator to ensure brw_reg is interpreted as a type.Matt Turner2015-11-244-6/+6
* i965: Use implicit backend_reg copy-constructor.Matt Turner2015-11-242-5/+3
* i965: Add and use backend_reg::equals().Matt Turner2015-11-244-6/+12
* util: move brw_env_var_as_boolean() to utilRob Clark2015-11-245-31/+8
* i965: Use NIR for lowering texture swizzleJason Ekstrand2015-11-236-196/+44
* i965: Use nir_lower_tex for texture coordinate loweringJason Ekstrand2015-11-238-131/+42
* i965/fs: Stomp the texture return type to UINT32 for resinfo messagesJason Ekstrand2015-11-231-0/+11
* nir/lower_tex: Report progressJason Ekstrand2015-11-231-1/+1
* i965: Move postprocess_nir to codegen timeJason Ekstrand2015-11-234-5/+20
* i965/nir: Split shader optimization and lowering into three stagesJason Ekstrand2015-11-232-38/+104
* i965: Use ull immediates in brw_inst_bitsJason Ekstrand2015-11-231-2/+2
* i965: Handle lum, intensity and missing components in the fast clearNeil Roberts2015-11-231-2/+32
* nir: s/nir_type_unsigned/nir_type_uintJason Ekstrand2015-11-232-3/+3
* i965/fs: add stride restrictions for copy propagationConnor Abbott2015-11-231-1/+55
* i965/fs: don't propagate cmod when the exec sizes differConnor Abbott2015-11-231-1/+2
* i965/fs: respect force_sechalf/force_writemask_all in CSEConnor Abbott2015-11-231-0/+2
* i965: fix 64-bit immediates in brw_inst(_set)_bitsConnor Abbott2015-11-231-2/+2
* i965/fs: print non-1 strides when dumping instructionsConnor Abbott2015-11-231-0/+12
* i965: Fix num_uniforms count for scalar GS.Kenneth Graunke2015-11-221-1/+3
* i965: Test that nonrepresentable floats cannot be converted to VF.Matt Turner2015-11-201-0/+15
* i965: Use ldexpf() in VF float test set up.Matt Turner2015-11-201-8/+3
* i965/vec4: Initialize nir_inputs with src_reg().Matt Turner2015-11-201-1/+1
* i965/fs: Add support for gl_HelperInvocation system value.Matt Turner2015-11-201-0/+52
* i965: Add brw_imm_uv().Matt Turner2015-11-201-0/+9
* i965: Don't bother setting regioning on immediates.Matt Turner2015-11-201-6/+0
* i965/gen9: Support fast clears for 32b floatBen Widawsky2015-11-202-10/+6
* Revert "i965/gen9: Enable rep clears on gen9"Ben Widawsky2015-11-201-5/+0
* Revert "i965/gen9: Disable MCS for 1x color surfaces"Ben Widawsky2015-11-201-8/+0
* i965/meta/gen9: Individually fast clear color attachmentsBen Widawsky2015-11-201-13/+65
* i965/skl: skip fast clears for certain surface formatsBen Widawsky2015-11-202-27/+33
* i965: Add lossless compression to surface format tableBen Widawsky2015-11-203-252/+282
* i965/skl: Add fast color clear infrastructureBen Widawsky2015-11-204-20/+81
* xmlconfig: Add support for DragonFlyFrançois Tigeot2015-11-201-0/+3
* i965: Enable EXT_shader_samples_identicalIan Romanick2015-11-195-2/+34
* i965/vec4: Handle nir_tex_src_ms_index more like the scalarIan Romanick2015-11-191-8/+10
* nir: Add nir_texop_samples_identical opcodeIan Romanick2015-11-192-0/+2
* nir: add nir_var_all enumRob Clark2015-11-191-1/+1
* i965: Drop IMM fs_reg/src_reg -> brw_reg conversions.Matt Turner2015-11-192-36/+2
* i965/vec4: Replace src_reg(imm) constructors with brw_imm_*().Matt Turner2015-11-1912-239/+195
* i965/fs: Use brw_imm_uw().Matt Turner2015-11-192-8/+3
* i965/fs: Replace fs_reg(imm) constructors with brw_imm_*().Matt Turner2015-11-199-217/+167
* i965: Make brw_imm_vf4() take 8-bit restricted floats.Matt Turner2015-11-192-32/+11