index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
Commit message (
Expand
)
Author
Age
Files
Lines
*
r300/compiler: detect constants harder
Marek Olšák
2011-03-08
1
-4
/
+8
*
r300/compiler: improve the detection of constants for constant folding
Marek Olšák
2011-03-08
1
-0
/
+7
*
r300/compiler: saturate Z before the shadow comparison
Marek Olšák
2011-03-08
1
-37
/
+44
*
i915: Only invert wpos when rendering to the system framebuffer.
Henri Verbeet
2011-03-07
1
-7
/
+15
*
i915: Derive the gl_fragment_program from i915_fragment_program.
Henri Verbeet
2011-03-07
1
-6
/
+5
*
intel: check for miptree allocation failure
Chris Wilson
2011-03-07
1
-0
/
+2
*
intel: Add some defense against buffer allocation failure for subimage blits
Chris Wilson
2011-03-07
1
-11
/
+11
*
intel: Add some defense against bo allocation failure
Chris Wilson
2011-03-07
1
-7
/
+11
*
glx/dri: add initial dri interface for GLX_EXT_framebuffer_sRGB.
Dave Airlie
2011-03-06
1
-0
/
+3
*
i965: Apply a workaround for the Ironlake "vertex flashing".
Eric Anholt
2011-03-04
1
-1
/
+8
*
i965: Fix extending VB packets
Chris Wilson
2011-03-04
1
-2
/
+2
*
i965: Handle URB_FENCE erratum for Broadwater
Chris Wilson
2011-03-04
1
-0
/
+8
*
i965: Align index to type size and flush if the type changes
Chris Wilson
2011-03-04
5
-13
/
+22
*
intel: Add couple of missing gen6 commands to decode
Chris Wilson
2011-03-04
1
-0
/
+2
*
i965: Prevent using a zero sized (or of unknown type) vertex array
Chris Wilson
2011-03-04
1
-5
/
+6
*
i965: SNB GT1 has only 32k urb and max 128 urb entries.
Zou Nan hai
2011-03-03
2
-4
/
+19
*
i965: Maxinum the usage of urb space on SNB.
Zou Nan hai
2011-03-02
1
-10
/
+6
*
intel: Support glCopyTexImage() from ARGB8888 to XRGB8888.
Kenneth Graunke
2011-03-01
1
-2
/
+11
*
i965: Use negative relocation deltas to minimse vertex uploads
Chris Wilson
2011-03-01
4
-8
/
+27
*
i965: Undo 'continuation of vb packets'
Chris Wilson
2011-03-01
1
-1
/
+1
*
i965: Fix uploading of shortened vertex packets
Chris Wilson
2011-03-01
1
-12
/
+13
*
i965: Upload all vertices used
Chris Wilson
2011-03-01
2
-31
/
+38
*
Revert "i965/fs: Correctly set up gl_FragCoord.w on Sandybridge."
Kenneth Graunke
2011-03-01
1
-1
/
+1
*
i965: bump VS thread number to 60 on SNB
Zou Nan hai
2011-03-01
2
-2
/
+11
*
mesa: move PBO-related functions into a new file
Brian Paul
2011-02-28
5
-0
/
+5
*
intel: Use the current context rather than last bound context for a drawable.
Eric Anholt
2011-02-26
1
-1
/
+2
*
i965/fs: Initial plumbing to support TXD.
Kenneth Graunke
2011-02-25
2
-0
/
+14
*
i965/fs: Complete TXL support on gen5+.
Kenneth Graunke
2011-02-25
1
-0
/
+7
*
i965/fs: Complete TXL support on gen4.
Kenneth Graunke
2011-02-25
1
-0
/
+10
*
i965/fs: Use a properly named constant in TXB handling.
Kenneth Graunke
2011-02-25
1
-1
/
+1
*
i965: Add #defines for gen4 SIMD8 TXB/TXL with shadow comparison.
Kenneth Graunke
2011-02-25
1
-0
/
+2
*
i965: Increase Sandybridge point size clamp in the clip state.
Kenneth Graunke
2011-02-24
1
-1
/
+1
*
intel: Try using glCopyTexSubImage2D in _mesa_meta_BlitFramebuffer
Neil Roberts
2011-02-24
3
-22
/
+108
*
i965: Remember to pack the constant blend color as floats into the batch
Chris Wilson
2011-02-24
1
-4
/
+4
*
intel: Reset the buffer offset after releasing reference to packed upload
Chris Wilson
2011-02-24
2
-58
/
+77
*
i965: Unmap the correct pointer after discontiguous upload
Chris Wilson
2011-02-24
1
-2
/
+3
*
intel: Protect against waiting on a NULL render target bo
Chris Wilson
2011-02-24
1
-1
/
+1
*
intel: gen3 is particular sensitive to batch size
Chris Wilson
2011-02-23
1
-1
/
+1
*
i915: And remember assign the new value to the state reg...
Chris Wilson
2011-02-23
1
-0
/
+1
*
i965: Increase Sandybridge point size clamp.
Kenneth Graunke
2011-02-22
1
-1
/
+1
*
i965/fs: Correctly set up gl_FragCoord.w on Sandybridge.
Kenneth Graunke
2011-02-22
1
-1
/
+1
*
i965/fs: Refactor control flow stack handling.
Kenneth Graunke
2011-02-22
1
-7
/
+27
*
i965/fs: Avoid register coalescing away gen6 MATH workarounds.
Kenneth Graunke
2011-02-22
1
-0
/
+10
*
i965/fs: Apply source modifier workarounds to POW as well.
Kenneth Graunke
2011-02-22
1
-3
/
+7
*
i965: Fix shaders that write to gl_PointSize on Sandybridge.
Kenneth Graunke
2011-02-22
1
-0
/
+2
*
i965: Trim the interleaved upload to the minimum number of vertices
Chris Wilson
2011-02-22
1
-1
/
+5
*
i965: Reinstate max-index paranoia
Chris Wilson
2011-02-22
1
-1
/
+1
*
i965: Zero the offset into the vbo when uploading non-interleaved
Chris Wilson
2011-02-22
1
-0
/
+1
*
i965: Fix VB packet reuse when offset for the new buffer isn't stride aligned.
Eric Anholt
2011-02-21
1
-1
/
+1
*
radeon: add default switch case to silence unhandled enum warning
Brian Paul
2011-02-21
1
-0
/
+2
[next]