index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
i965: perf: update counter names on gen8/9 platforms
Lionel Landwerlin
2017-11-28
8
-116
/
+116
*
i965: add a debug option to disable oa config loading
Lionel Landwerlin
2017-11-28
1
-1
/
+2
*
i965: perf: add support for userspace configurations
Lionel Landwerlin
2017-11-28
1
-8
/
+101
*
i965: perf: update configs for loading from userspace
Lionel Landwerlin
2017-11-28
10
-0
/
+243
*
intel/blorp: Take a range of layers in blorp_ccs_resolve
Jason Ekstrand
2017-11-27
1
-1
/
+1
*
intel/blorp: Add initial support for indirect clear colors
Jason Ekstrand
2017-11-27
1
-0
/
+13
*
i965/blorp: Use a designated initializer for blorp_surf
Jason Ekstrand
2017-11-27
1
-8
/
+9
*
mesa: shrink VERT_ATTRIB bitfields to 32 bits
Marek Olšák
2017-11-25
1
-4
/
+4
*
mesa: remove unused vertex attrib WEIGHT
Marek Olšák
2017-11-25
2
-8
/
+1
*
i965: Support decoding INTERFACE_DESCRIPTOR_DATA with INTEL_DEBUG=bat
Jordan Justen
2017-11-21
1
-0
/
+24
*
i965: Optimize bucket index calculation
Aravindan Muthukumar
2017-11-20
1
-8
/
+39
*
i965: Mark BOs as external when we export their handle
Jason Ekstrand
2017-11-17
3
-1
/
+11
*
i965/bufmgr: Add a helper to mark a BO as external
Jason Ekstrand
2017-11-17
1
-6
/
+11
*
i965: Revert Gen8 aspect of VF PIPE_CONTROL workaround.
Kenneth Graunke
2017-11-17
1
-1
/
+5
*
i965: Rewrite disassembly annotation code
Matt Turner
2017-11-17
1
-1
/
+1
*
i965: Remove DWord length from MI_FLUSH_DW definition
Anuj Phogat
2017-11-17
1
-1
/
+1
*
i965: Upload invariant state once at the start of the batch on Gen4-5.
Kenneth Graunke
2017-11-16
4
-13
/
+3
*
meson: Add dridriverdir variable to dri.pc.
Rafael Antognolli
2017-11-16
1
-0
/
+1
*
i915: add missing extensions.h include
Emil Velikov
2017-11-16
2
-0
/
+2
*
mesa: split extensions overrides and glGetString(GL_EXTENSIONS)
Emil Velikov
2017-11-16
6
-0
/
+6
*
i965: remove ARB_compute_shader extension override
Emil Velikov
2017-11-16
1
-2
/
+1
*
i965: use _mesa_is_desktop_gl helper
Emil Velikov
2017-11-16
1
-1
/
+1
*
i965: Implement another VF cache invalidate workaround on Gen8+.
Kenneth Graunke
2017-11-16
1
-8
/
+33
*
i965: Drop some reserved space remnants.
Kenneth Graunke
2017-11-15
2
-4
/
+1
*
i965: Fold ABO state upload code into the SSBO/UBO state upload code.
Kenneth Graunke
2017-11-15
10
-189
/
+16
*
i965: Use nir_lower_atomics_to_ssbos and delete ABO compiler code.
Kenneth Graunke
2017-11-15
3
-11
/
+8
*
i965: Make a better helper function for UBO/SSBO/ABO surface handling.
Kenneth Graunke
2017-11-15
3
-94
/
+37
*
i965: Make use of brw_load_register_imm32() helper function
Anuj Phogat
2017-11-14
5
-40
/
+19
*
i965/gen8+: Fix the number of dwords programmed in MI_FLUSH_DW
Anuj Phogat
2017-11-14
2
-5
/
+19
*
i965: Program DWord Length in MI_FLUSH_DW
Anuj Phogat
2017-11-14
2
-2
/
+2
*
i965: implement (un)mapImage
Julien Isorce
2017-11-14
1
-2
/
+63
*
i965: Track the depth and render caches separately
Jason Ekstrand
2017-11-13
5
-22
/
+26
*
i965/blorp: Add more destination flushing
Jason Ekstrand
2017-11-13
1
-1
/
+6
*
i965: Add more precise cache tracking helpers
Jason Ekstrand
2017-11-13
6
-13
/
+49
*
i965: Add stencil buffers to cache set regardless of stencil texturing
Jason Ekstrand
2017-11-13
1
-3
/
+1
*
i965: Switch over to fully external-or-not MOCS scheme
Jason Ekstrand
2017-11-13
3
-29
/
+11
*
i965: Use PTE MOCS for all external buffers
Jason Ekstrand
2017-11-13
2
-10
/
+18
*
intel/blorp: Make the MOCS setting part of blorp_address
Jason Ekstrand
2017-11-13
2
-15
/
+26
*
i965/gen10: Use the correct form of | for the RCPFE workaround
Jason Ekstrand
2017-11-10
1
-2
/
+2
*
i965: Make L3 configuration atom listen for TCS/TES program updates.
Kenneth Graunke
2017-11-10
1
-0
/
+2
*
mesa: enable ARB_texture_buffer_* extensions in the Compatibility profile
Marek Olšák
2017-11-09
1
-3
/
+5
*
i965: Pretend there are 4 subslices for compute shader threads on Gen9+.
Kenneth Graunke
2017-11-09
1
-1
/
+13
*
i965: expose SRGB visuals and turn on EGL_KHR_gl_colorspace
Tapani Pälli
2017-11-09
3
-7
/
+26
*
i965: properly initialize brw->cs.base.stage to MESA_SHADER_COMPUTE
Kenneth Graunke
2017-11-08
1
-0
/
+1
*
intel/nir: Break the linking code into a helper in brw_nir.c
Jason Ekstrand
2017-11-08
1
-34
/
+4
*
intel/cs: Push subgroup ID instead of base thread ID
Jason Ekstrand
2017-11-07
1
-3
/
+3
*
i965: disable NIR linking on HSW and below
Timothy Arceri
2017-11-07
1
-1
/
+4
*
i965: Enable flush control
Neil Roberts
2017-11-06
2
-1
/
+21
*
dri: Add a flush control extension
Neil Roberts
2017-11-06
2
-2
/
+21
*
dri: Change __DriverApiRec::CreateContext to take a struct for attribs
Neil Roberts
2017-11-06
12
-103
/
+128
[prev]
[next]