summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
* i965: Avoid flushing the batch for busy BOs for ARB_mbr with INVALIDATE_BUFFER.Eric Anholt2012-03-211-15/+20
* intel: Handle devid overrides using libdrm.Eric Anholt2012-03-211-19/+4
* intel: Ask libdrm to dump an AUB file if INTEL_DEBUG=aub.Eric Anholt2012-03-213-0/+37
* drirc: Add missing XML attributes that made the driconf application whine.Eric Anholt2012-03-211-4/+4
* i965: Change the hiz-override env var to a driconf option.Eric Anholt2012-03-203-28/+13
* i965: Drop the INTEL_FORCE_GS environment variable.Eric Anholt2012-03-201-5/+0
* intel: Drop the INTEL_NO_BLIT debug environment variable.Eric Anholt2012-03-201-5/+3
* intel: Drop the INTEL_STRICT_CONFORMANCE environment variable.Eric Anholt2012-03-203-44/+6
* intel: Fix a case when mapping large texture failsAnuj Phogat2012-03-202-10/+23
* Add Makefile.in to toplevel .gitignoreKenneth Graunke2012-03-207-7/+0
* Add .deps/, .libs/, and *.la to toplevel .gitignorePaul Berry2012-03-207-21/+0
* mesa: rework texture completeness testingBrian Paul2012-03-201-1/+1
* i915: fallback for NPOT cubemap textureYuanhan Liu2012-03-191-0/+22
* dri_util: add copyright/license blurbBrian Paul2012-03-171-0/+24
* i965/fs: Jump from discard statements to the end of the program when done.Eric Anholt2012-03-164-5/+126
* i965: Add disasm for gen6+ UIP/JIP on BREAK/CONT/HALT.Eric Anholt2012-03-161-0/+4
* i965: Enable SIMD16 mode for shaders with loops on Gen6+.Kenneth Graunke2012-03-141-1/+1
* radeon: remove use of DD_FLATSHADEBrian Paul2012-03-121-1/+1
* i915: remove occurances of _DD_NEW_x flagsBrian Paul2012-03-121-7/+5
* radeon/r200: remove ClearColor driver functionsBrian Paul2012-03-125-41/+0
* radeon/r200: remove ClearDepth() and ClearStencil() driver hooksBrian Paul2012-03-125-86/+0
* radeon/r200: remove hyperz/fast clear testing codeBrian Paul2012-03-122-20/+0
* drirc: Add force_glsl_extensions_warn workaround for Unigine Heaven.Kenneth Graunke2012-03-091-0/+6
* i965: handle gl_PointCoord for Gen4 and Gen5 platformsYuanhan Liu2012-03-075-5/+45
* i915: move the FALLBACK_DRAW_OFFSET check outside the drawing rect checkYuanhan Liu2012-03-071-4/+3
* dri/nouveau: don't use nested functionsnobled2012-03-062-64/+78
* i965: fixup W-tile offset computation to take swizzling into accountDaniel Vetter2012-03-057-22/+49
* i915: fix wrong rendering of gl_PointSize on PineviewYuanhan Liu2012-03-051-0/+4
* i915: Fix i830 polygon stipple from PBOs.Kurt Roeckx2012-03-021-1/+7
* i915: Compute maximum number of verts using the actual batchbuffer size.Kurt Roeckx2012-03-021-3/+3
* i830: Compute initial number of vertices from remaining batch spaceChris Wilson2012-03-021-5/+11
* dri/i915: Fix off-by-one in i830 clip region size.Alban Browaeys2012-03-021-2/+2
* intel: Don't enable GL_ARB_draw_instanced pre-gen4.Eric Anholt2012-03-021-1/+1
* i915: Fix piglit fbo-nodepth-test on i830.Eric Anholt2012-03-022-3/+8
* i965: Disable PrimitiveID upload.Kenneth Graunke2012-02-291-1/+1
* i965: Enable the GL_ARB_draw_instanced extension.Kenneth Graunke2012-02-292-2/+3
* i965: Fix swizzles for system values such as gl_InstanceID.Kenneth Graunke2012-02-291-0/+4
* i965: Fix Gen6+ dynamic state upper bound on older kernels.Kenneth Graunke2012-02-291-2/+1
* mesa: Push the shine table into the tnl module.Mathias Fröhlich2012-02-292-4/+4
* i965: Avoid blocking on the GPU for setting the HiZ op vertex data.Eric Anholt2012-02-284-60/+9
* mesa: remove last of MAX_WIDTH, MAX_HEIGHTBrian Paul2012-02-241-1/+0
* intel: remove MAX_WIDTH usage in intelInitContext()Brian Paul2012-02-241-4/+2
* dri/swrast: use SWRAST_MAX_WIDTH/HEIGHTBrian Paul2012-02-241-1/+1
* i915: Initialize swrast_texture_image structure fields.Paul Berry2012-02-221-0/+2
* intel: bump DRI_IMAGE extension version to 3Jesse Barnes2012-02-221-1/+1
* gbm: track buffer format through DRI driversJesse Barnes2012-02-224-0/+8
* i965/gen6: Fix near-NULL deref in setting up GS binding table for non-XFB.Eric Anholt2012-02-211-5/+8
* i965: Correct the size of the state batch space allocated for binding tables.Eric Anholt2012-02-212-2/+2
* i965: Fix a bad comment in gen6 sol setup.Eric Anholt2012-02-211-3/+1
* i965/gen6: Fix the size of the GS surface binding table.Eric Anholt2012-02-211-1/+1