summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
* i965: Add missing stdio.h include to brw_compiler.h.Kenneth Graunke2015-11-171-0/+1
* i965: Return the correct value type from brw_compile_gs()Eduardo Lima Mitev2015-11-171-1/+1
* i965: Set MaxCombinedUniformBlocks properly.Kenneth Graunke2015-11-161-0/+1
* i965: Clean up context constant initialization code.Kenneth Graunke2015-11-161-80/+54
* i965: Convert scalar_* flags to a scalar_stage array.Kenneth Graunke2015-11-1610-39/+27
* r200: fix bgrx8/xrgb8 blitsRoland Scheidegger2015-11-171-0/+4
* radeon: fix bgrx8/xrgb8 blitsRoland Scheidegger2015-11-171-0/+2
* i965: Introduce a MOV_INDIRECT opcode.Kenneth Graunke2015-11-146-0/+80
* i965: Add a SHADER_OPCODE_URB_READ_SIMD8_PER_SLOT opcode.Kenneth Graunke2015-11-134-5/+10
* i965: Print input/output VUE maps on INTEL_DEBUG=vs, gs.Kenneth Graunke2015-11-134-1/+40
* i965: Make convert_attr_sources_to_hw_regs handle stride == 0.Kenneth Graunke2015-11-131-1/+2
* i965: Silence unused parameter warnings in get_buffer_rectIan Romanick2015-11-131-4/+3
* i965: Remove unneeded #includes.Matt Turner2015-11-131-4/+0
* i965: Silence warning.Matt Turner2015-11-131-2/+2
* i965: Don't write beyond allocated memory.Juha-Pekka Heikkila2015-11-131-1/+1
* i965: Use BRW_MRF_COMPR4 macro in more places.Matt Turner2015-11-134-6/+6
* i965: Combine register file field.Matt Turner2015-11-137-34/+27
* i965: Replace HW_REG with ARF/FIXED_GRF.Matt Turner2015-11-1313-211/+157
* i965/fs: Set stride correctly for immediates in fs_reg(brw_reg).Matt Turner2015-11-131-0/+6
* i965/fs: Handle type-V immediates in brw_reg_from_fs_reg().Matt Turner2015-11-131-0/+3
* i965: Rename GRF to VGRF.Matt Turner2015-11-1330-194/+194
* i965: Move BAD_FILE from the beginning of enum register_file.Matt Turner2015-11-131-1/+1
* i965: Initialize registers.Matt Turner2015-11-133-2/+18
* i965: Use brw_reg's nr field to store register number.Matt Turner2015-11-1325-290/+276
* i965: Unwrap some lines.Matt Turner2015-11-134-12/+4
* i965/vec4: Remove swizzle/writemask fields from src/dst_reg.Matt Turner2015-11-132-8/+1
* i965: Remove fixed_hw_reg field from backend_reg.Matt Turner2015-11-1311-162/+139
* i965: Use immediate storage in inherited brw_reg.Matt Turner2015-11-1310-95/+96
* i965: Add and use enum brw_reg_file.Matt Turner2015-11-134-19/+23
* i965: Reorganize brw_reg fields.Matt Turner2015-11-131-8/+8
* i965: Make 'dw1' and 'bits' unnamed structures in brw_reg.Matt Turner2015-11-1314-178/+185
* i965: Delete type field from backend_reg.Matt Turner2015-11-131-1/+0
* i965: Delete abs/negate fields from backend_reg.Matt Turner2015-11-133-5/+2
* i965: Make backend_reg inherit from brw_reg.Matt Turner2015-11-131-3/+3
* i965/fs: Replace nested ternary with if ladder.Matt Turner2015-11-131-6/+7
* i965: Check instructions appear only on supported hardware.Matt Turner2015-11-121-0/+254
* i965: Add initial assembly validation pass.Matt Turner2015-11-125-0/+174
* i965: Add annotation_insert_error() and support for printing errors.Matt Turner2015-11-122-7/+71
* i965: Combine assembly annotations if possible.Matt Turner2015-11-121-5/+18
* i965: Set annotation_info's mem_ctx.Matt Turner2015-11-123-2/+5
* i965: Don't consider control flow instructions to have sources.Matt Turner2015-11-121-8/+8
* i965: Fill out instruction list.Matt Turner2015-11-123-14/+42
* i965: Consolidate is_3src() functions.Matt Turner2015-11-123-8/+7
* i965/fs/nir: fix the number of register written by FS_OPCODE_GET_BUFFER_SIZESamuel Iglesias Gonsálvez2015-11-121-2/+14
* i965/skl/gt4: Fix URB programming restriction.Ben Widawsky2015-11-111-0/+9
* i965: Split nir_emit_intrinsic by stage with a general fallback.Kenneth Graunke2015-11-112-277/+381
* i965/brw_reg: Add a brw_VxH_indirect helperJason Ekstrand2015-11-111-0/+11
* i965: Print force_writemask_all in dump_instructions().Kenneth Graunke2015-11-112-0/+6
* i965: Combine BRW_NEW_*_BINDING_TABLE dirty bits.Kenneth Graunke2015-11-115-26/+14
* i965: Map GL_PATCHES to 3DPRIM_PATCHLIST_n.Kenneth Graunke2015-11-112-1/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 07:15:07 +0000