summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
* i965: Use visibility cflags on the driver code.Eric Anholt2012-09-271-0/+1
* i965/vp: Remove support for non-ARB_vp, non-NV_vp opcodes.Eric Anholt2012-09-271-86/+0
* i965/vp: Remove support for relative addressing of destination registers.Eric Anholt2012-09-271-83/+7
* i965/vp: Remove support for reading destination registers.Eric Anholt2012-09-272-64/+4
* i965/vp: Remove support for GLSL flow control from the old VS backend.Eric Anholt2012-09-271-83/+0
* intel: Fix segfault in intel_texsubimage_tiled_memcpyChad Versace2012-09-271-2/+1
* i965: Do texture swizzling in hardware on Haswell.Kenneth Graunke2012-09-262-5/+52
* i965: Refactor texture swizzle generation into a helper.Kenneth Graunke2012-09-263-49/+60
* intel: Fix size of temporary etc1 bufferChad Versace2012-09-261-3/+4
* intel: Improve teximage perf for Google Chrome paint rects (v3)Chad Versace2012-09-253-0/+186
* i965: Allow fast depth clears if scissoring doesn't do anything.Kenneth Graunke2012-09-251-1/+13
* i965: Don't spill "smeared" registers.Paul Berry2012-09-251-0/+15
* i965/blorp: Fix sRGB MSAA resolves.Paul Berry2012-09-242-8/+19
* i965/blorp: Increase Y alignment for multisampled stencil blits.Paul Berry2012-09-241-2/+7
* i965/blorp: Fix narrowing warnings.Paul Berry2012-09-211-3/+3
* i965: Remove brw_set_predicate_inverse(p, true) from scratch offset codeKenneth Graunke2012-09-211-1/+0
* i965/blorp: Add support for blits between SRGB and linear formats.Kenneth Graunke2012-09-202-4/+8
* ra: Add q_values parameter to ra_set_finalize()Tom Stellard2012-09-192-2/+2
* i965: Stop putting 8 NOPs after each prorgam.Eric Anholt2012-09-171-8/+0
* i965: Test instruction compaction on gen7Eric Anholt2012-09-172-10/+23
* i965: Add support for instruction compaction on Gen7.Kenneth Graunke2012-09-173-33/+220
* i965: Support instruction compaction between control flow.Eric Anholt2012-09-171-28/+92
* i965: Add support for instruction compaction.Eric Anholt2012-09-1710-8/+946
* i965: Prepare the break/cont uip/jip setting for compacted instructions.Eric Anholt2012-09-171-14/+43
* i965: Move program dump to a helper function in brw_eu.c.Eric Anholt2012-09-177-55/+40
* i965: Make a linkable library for the contents of i965_dri.so.Eric Anholt2012-09-172-5/+13
* dri: Reuse dri_test.c for stub glapi symbols for unit testing.Eric Anholt2012-09-172-1/+9
* i965: Clear brw_compile on setup.Eric Anholt2012-09-171-0/+2
* mesa: remove FEATURE_APPLE_object_purgeable define.Oliver McFadden2012-09-151-4/+0
* mesa: remove FEATURE_EXT_framebuffer_blit define.Oliver McFadden2012-09-152-4/+0
* mesa: remove FEATURE_OES_EGL_image define.Oliver McFadden2012-09-158-29/+0
* mesa: remove FEATURE_EXT_framebuffer_object define.Oliver McFadden2012-09-152-4/+0
* vbo: add a prefix to count_tessellated_primitivesDave Airlie2012-09-151-1/+1
* i965: Fix out-of-order sampler unit usage in ARB fragment programs.Kenneth Graunke2012-09-122-2/+5
* i965/blorp: Fix offsets and width/height for stencil blits.Paul Berry2012-09-121-9/+37
* i965/blorp: Reduce alignment restrictions for stencil blits.Paul Berry2012-09-121-6/+17
* i965/blorp: don't reduce stencil alignment restrictions when multisampling.Paul Berry2012-09-121-9/+1
* intel: Add map_stencil_as_y_tiled to intel_region_get_aligned_offset.Paul Berry2012-09-128-13/+31
* intel: Add map_stencil_as_y_tiled to intel_region_get_tile_masks.Paul Berry2012-09-128-13/+21
* i965/blorp: Account for offsets when emitting SURFACE_STATE.Paul Berry2012-09-124-4/+48
* i965/blorp: Thread level and layer through brw_blorp_blit_miptrees().Paul Berry2012-09-123-6/+19
* i965/blorp: Don't create a dummy renderbuffer just to fetch image offsets.Paul Berry2012-09-121-8/+1
* i965/blorp: store x and y offsets in brw_blorp_mip_info.Paul Berry2012-09-124-28/+31
* i965/blorp: store surface width/height in brw_blorp_mip_info.Paul Berry2012-09-125-37/+48
* i965/blorp: Change gl_renderbuffer* params to intel_renderbuffer*.Paul Berry2012-09-121-28/+32
* i965/blorp: Clarify why width/height must be adjusted for Gen6 IMS surfaces.Paul Berry2012-09-122-1/+10
* i965/gen6+: Adjust stencil buffer size after computing miptree layout.Paul Berry2012-09-121-12/+16
* i965: Remove incorrect comment above opt_algebraic.Kenneth Graunke2012-09-101-8/+0
* i965: Fix virtual_grf_interferes() between calculate_live_intervals() and DCE.Eric Anholt2012-09-071-0/+24
* i965: Make the param pointer arrays for the VS dynamically sized.Eric Anholt2012-09-074-2/+38