summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
* intel: remove some unneeded buffer unmap callsBrian Paul2009-02-271-14/+2
* i915: Add support for a new G33-like chipset.Shaohua Li2009-02-272-2/+13
* i965: texture fixes: bordered textures, fallback renderingRobert Ellison2009-02-271-3/+31
* intel: no-op the intel_finish_render_texture() functionBrian Paul2009-02-261-13/+10
* intel: check texture formats in intel_validate_framebuffer()Brian Paul2009-02-261-0/+29
* intel: updated comment, some debug code (disabled)Brian Paul2009-02-261-3/+12
* i965: rename draw_regions -> color_regionsroot2009-02-264-20/+20
* i965: add missing init for region->widthBrian Paul2009-02-261-1/+2
* mesa: replace old prog_instruction::Sampler field with Aux fieldBrian Paul2009-02-263-10/+9
* i965: whitespace/indentation fixesBrian Paul2009-02-261-28/+24
* intel: Revert disable of accelerated Bitmap, which slipped in with spans stuff.Eric Anholt2009-02-261-2/+2
* i965: fix for RHW workaroundXiang, Haihao2009-02-262-43/+99
* intel: Disable creating DRI2 FBconfigs with depth size != color size.Eric Anholt2009-02-261-1/+22
* intel: Add span code for z24 without stencil.Eric Anholt2009-02-261-2/+22
* intel: make template wrappers for the spans templates.Eric Anholt2009-02-254-189/+165
* intel: Fix up x8r8g8b8 renderbuffer format so that alpha=1 spans code happens.Eric Anholt2009-02-252-1/+17
* i965: Rename CMD_CONST_BUFFER_STATE to the CS_URB_STATE used in the docs.Eric Anholt2009-02-256-13/+14
* R300: Add support for RS600 chipsAlex Deucher2009-02-252-2/+12
* i965: fix line stipple fallback for GL_LINE_STRIP primitivesRobert Ellison2009-02-231-1/+1
* texmem: fix typo from brianp's changes.Dave Airlie2009-02-221-1/+1
* mesa: use an array for current texture objectsBrian Paul2009-02-215-18/+18
* mesa: re-org texgen stateBrian Paul2009-02-212-31/+35
* intel: Fix intelSetTexBuffer miptree leak.Kristian Høgsberg2009-02-211-2/+7
* intel: tell libdrm whether we want a cpu-ready or gpu-ready BO for regions.Eric Anholt2009-02-217-13/+27
* i965: Fix render target read domains.Eric Anholt2009-02-211-2/+1
* i965: use the new prog_instruction::TexShadow fieldBrian Paul2009-02-205-6/+11
* i965: check depth_mode in translate_tex_format() for MESA_FORMAT_S8_Z24Brian Paul2009-02-201-1/+9
* i965: separate emit_op() and emit_tex_op() functionsBrian Paul2009-02-201-50/+63
* i965: update comment, use const qualifierBrian Paul2009-02-201-4/+2
* i965: var renaming, clean-upBrian Paul2009-02-201-13/+11
* i965: added commentBrian Paul2009-02-201-1/+1
* intel: fix datatype typo, s/GLboolean/GLuint/Brian Paul2009-02-201-1/+1
* i965: additional debug outputBrian Paul2009-02-201-0/+8
* intel: Fix tri clear to do FBO color attachments as well.Eric Anholt2009-02-171-8/+25
* i965: Fix fallback on stencil drawing to fbo when the visual lacks stencil.Eric Anholt2009-02-171-2/+2
* intel: Clean up several 965 memory leaks on context destroy.Eric Anholt2009-02-175-2/+8
* i965: tell GLSL compiler to emit code using condition codesBrian Paul2009-02-161-0/+3
* r300: Redirect constant TEX coordinatesNicolai Haehnle2009-02-142-0/+32
* i965: rewrite the code for handling shader subroutine callsBrian Paul2009-02-136-64/+187
* i965: add missing break for OPCODE_RET caseBrian Paul2009-02-131-0/+1
* i965: the return value of translate_insn() is never used. Make it void.Brian Paul2009-02-131-4/+3
* i965: minor clean-upsBrian Paul2009-02-131-27/+26
* i965: code clean-ups, comments, and minor refactoringBrian Paul2009-02-132-37/+65
* i965: updated commentsBrian Paul2009-02-131-17/+37
* intel: turn on GL_ARB_shading_language_120Brian Paul2009-02-131-4/+0
* i965: more reformatting/clean-upBrian Paul2009-02-131-12/+10
* i965: s/__inline/INLINE/Brian Paul2009-02-131-4/+4
* i965: formatting and indentation fixesBrian Paul2009-02-131-17/+16
* i965: fix inconsistant indentation in brw_wm.cBrian Paul2009-02-131-37/+39
* Fix an i965 assertion failure on glClear()Robert Ellison2009-02-111-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 08:10:29 +0000