index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Rename define for the PIPE_CONTROL DC flush bit.
Francisco Jerez
2016-02-08
5
-6
/
+6
*
i965: Invalidate state cache before L3 partitioning set-up.
Francisco Jerez
2016-02-08
1
-0
/
+1
*
i965: Fix cache pollution race during L3 partitioning set-up.
Francisco Jerez
2016-02-08
1
-8
/
+23
*
i965/fs: Don't emit unnecessary SEL instruction from emit_image_atomic().
Francisco Jerez
2016-02-08
1
-1
/
+1
*
i965/vec4: Update vec4 unit tests for commit 01dacc83ff.
Matt Turner
2016-02-08
3
-10
/
+24
*
dri/common: include debug_output.h to silence warning
Brian Paul
2016-02-08
1
-0
/
+1
*
i965/vec4: don't copy ATTR into 3src instructions with complex swizzles
Matt Turner
2016-02-05
1
-4
/
+10
*
main: Use a derived value for the default sample count
Neil Roberts
2016-02-05
1
-0
/
+19
*
DRI_CONFIG: Add option to override vendor id
Patrick Rudolph
2016-02-04
1
-0
/
+5
*
i965/fs: Allocate single register at a time for constants.
Matt Turner
2016-02-04
1
-3
/
+3
*
i965/gen8: Initialize aux_mode to GEN8_SURFACE_AUX_MODE_NONE
Jordan Justen
2016-02-02
1
-2
/
+2
*
Revert "i965: Provide sse2 version for rgba8 <-> bgra8 swizzle"
Roland Scheidegger
2016-02-02
2
-62
/
+12
*
i965: Provide sse2 version for rgba8 <-> bgra8 swizzle
Roland Scheidegger
2016-02-02
2
-12
/
+62
*
i965/gen7+: Use NIR for lowering of pack/unpack opcodes.
Matt Turner
2016-02-01
3
-19
/
+29
*
i965/vec4: Implement nir_op_pack_uvec2_to_uint.
Matt Turner
2016-02-01
1
-0
/
+18
*
i965/fs: Implement support for extract_word.
Matt Turner
2016-02-01
5
-0
/
+56
*
glsl: Remove 2x16 half-precision pack/unpack opcodes.
Matt Turner
2016-02-01
1
-3
/
+0
*
i965/fs: Switch from GLSL IR to NIR for un/packHalf2x16 scalarizing.
Matt Turner
2016-02-01
3
-11
/
+7
*
i965: Make separate nir_options for scalar/vector stages.
Matt Turner
2016-02-01
1
-28
/
+33
*
i965: Move brw_compiler_create() to new brw_compiler.c.
Matt Turner
2016-02-01
5
-133
/
+161
*
i965/skl: Utilize new 5th bit for gateway messages
Ben Widawsky
2016-01-27
1
-2
/
+4
*
glsl: move to compiler/
Emil Velikov
2016-01-26
15
-19
/
+19
*
nir: move to compiler/
Emil Velikov
2016-01-26
7
-9
/
+8
*
nir: move glsl_types.{cpp,h} to compiler
Emil Velikov
2016-01-26
6
-6
/
+6
*
i965/bxt: Fix conservative wm thread counts.
Ben Widawsky
2016-01-25
1
-1
/
+1
*
i965: Implement a drirc workaround for broken dual color blending.
Kenneth Graunke
2016-01-22
8
-9
/
+28
*
i965/fs: Remove unused count from vs urb setup
Ben Widawsky
2016-01-22
1
-6
/
+0
*
i915: correctly parse/set the context flags
Emil Velikov
2016-01-22
1
-0
/
+2
*
i965/vec4/tcs: Return NULL instead of false in brw_compile_tcs()
Eduardo Lima Mitev
2016-01-21
1
-1
/
+1
*
i965: Implement compute sampler state atom.
Francisco Jerez
2016-01-19
4
-1
/
+24
*
i965: Trigger CS state reemission when new sampler state is uploaded.
Francisco Jerez
2016-01-19
2
-1
/
+2
*
i965/vec4: Spaces around operators.
Matt Turner
2016-01-19
1
-1
/
+1
*
i965: Inform compiler of variable range to silence warning.
Matt Turner
2016-01-19
1
-1
/
+2
*
i965: adding missing headers to the dist tarball
Emil Velikov
2016-01-18
1
-0
/
+2
*
i965/fs: Always set channel 2 of texture headers in some stages
Jason Ekstrand
2016-01-15
1
-0
/
+8
*
i965/fs/generator: Take an actual shader stage rather than a string
Jason Ekstrand
2016-01-15
7
-11
/
+14
*
i965/vec4: Use UW type for multiply into accumulator on GEN8+
Jason Ekstrand
2016-01-15
1
-1
/
+5
*
i965: Apply add_const_offset_to_base for vec4 VS inputs too.
Kenneth Graunke
2016-01-14
1
-5
/
+5
*
i965: Make add_const_offset_to_base() work at the shader level.
Kenneth Graunke
2016-01-14
1
-17
/
+21
*
i965: Make an is_scalar boolean in brw_compile_vs().
Kenneth Graunke
2016-01-14
1
-5
/
+5
*
i965/gen7.5+: Disable resource streamer during GPGPU workloads.
Francisco Jerez
2016-01-14
3
-1
/
+42
*
i965/gen7: Emit stall and dummy primitive draw after switching to the 3D pipe...
Francisco Jerez
2016-01-14
1
-0
/
+24
*
i965/gen4-5: Emit MI_FLUSH as required prior to switching pipelines.
Francisco Jerez
2016-01-14
1
-0
/
+13
*
i965/gen6-7: Implement stall and flushes required prior to switching pipelines.
Francisco Jerez
2016-01-14
1
-0
/
+37
*
i965/gen8+: Invalidate color calc state when switching to the GPGPU pipeline.
Francisco Jerez
2016-01-14
1
-0
/
+20
*
i965: Add state bit to trigger re-emission of color calculator state.
Francisco Jerez
2016-01-14
3
-0
/
+4
*
nir: Lower bitfield_extract.
Matt Turner
2016-01-14
3
-0
/
+7
*
i965: Remove unused hw_must_use_separate_stencil
Ben Widawsky
2016-01-13
3
-5
/
+1
*
i965: Drop extra newline from shader compile messages.
Matt Turner
2016-01-13
2
-2
/
+2
*
glsl: Delete the ir_binop_bfm and ir_triop_bfi opcodes.
Kenneth Graunke
2016-01-13
4
-29
/
+9
[next]