index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: call intel_prepare_render always when reading pixels
Tapani Pälli
2017-01-09
1
-6
/
+6
*
i965: Move TES input VUE map calculation out a layer.
Kenneth Graunke
2017-01-07
3
-9
/
+11
*
i965: Pass NULL for gl_program when compiling TES.
Kenneth Graunke
2017-01-07
1
-1
/
+1
*
i965: Move TES spacing/domain/topology setup to brw_compile_tes().
Kenneth Graunke
2017-01-07
2
-33
/
+34
*
i965: Access TES shader info via NIR.
Kenneth Graunke
2017-01-07
1
-6
/
+6
*
mesa: Introduce a compiler enum for tessellation spacing.
Kenneth Graunke
2017-01-07
2
-15
/
+9
*
compiler: Change shader_info->tes.vertex_order into a ccw boolean.
Kenneth Graunke
2017-01-07
1
-10
/
+3
*
drirc: Allow extension midshader for Divinity: Original Sin (EE)
Kai Wasserbäch
2017-01-07
1
-0
/
+4
*
i965/compiler: Use the new nir_opt_copy_prop_vars pass
Jason Ekstrand
2017-01-06
1
-0
/
+1
*
i965: Rework gl_TessLevel*[] handling to use NIR compact arrays.
Kenneth Graunke
2017-01-06
10
-364
/
+92
*
i965: Inline store_output helper in quads workaround code.
Kenneth Graunke
2017-01-06
1
-14
/
+10
*
i965: Make unify_interfaces not spread VARYING_BIT_TESS_LEVEL_*.
Kenneth Graunke
2017-01-06
1
-2
/
+5
*
i965: Enable several GLES 3.1 extensions on HSW+
Ian Romanick
2017-01-06
1
-3
/
+3
*
i965: Always set MaxViewports and related limits
Ian Romanick
2017-01-06
1
-2
/
+1
*
i965: Properly flush in hsw_pause_transform_feedback().
Kenneth Graunke
2017-01-06
1
-0
/
+3
*
i965: Fix texturing in the vec4 TCS and GS backends.
Kenneth Graunke
2017-01-06
1
-2
/
+12
*
i965: Don't set EmitNoMainReturn.
Kenneth Graunke
2017-01-05
1
-1
/
+0
*
st/mesa/glsl: set SamplersUsed directly in gl_program
Timothy Arceri
2017-01-06
1
-1
/
+0
*
mesa: make _CurrentFragmentProgram a gl_program struct pointer
Timothy Arceri
2017-01-06
1
-6
/
+2
*
i965: stop passing gl_shader_program to the precompile and codegen functions
Timothy Arceri
2017-01-06
12
-87
/
+31
*
i965: make use of new is_arb_asm flag
Timothy Arceri
2017-01-06
2
-13
/
+11
*
st/mesa/glsl: add new is_arb_asm flag in gl_program
Timothy Arceri
2017-01-06
3
-12
/
+14
*
i965: pass gl_program directly to brw_compile_tes()
Timothy Arceri
2017-01-06
3
-6
/
+4
*
i965: stop passing gl_shader_program to brw_nir_setup_glsl_uniforms()
Timothy Arceri
2017-01-06
8
-18
/
+13
*
i965: pass gl_program to brw_upload_ubo_surfaces()
Timothy Arceri
2017-01-06
6
-22
/
+20
*
i965: stop passing gl_shader_program to brw_assign_common_binding_table_offse...
Timothy Arceri
2017-01-06
8
-32
/
+13
*
st/mesa/glsl/i965: move ShaderStorageBlocks to gl_program
Timothy Arceri
2017-01-06
1
-1
/
+1
*
st/mesa/glsl/i965: set num_ssbos directly in shader_info
Timothy Arceri
2017-01-06
2
-6
/
+9
*
st/mesa/glsl/i965: move per stage UniformBlocks to gl_program
Timothy Arceri
2017-01-06
1
-1
/
+1
*
st/mesa/glsl/i965: set num_ubos directly in shader_info
Timothy Arceri
2017-01-06
2
-4
/
+4
*
st/mesa/glsl/i965: move ImageUnits and ImageAccess fields to gl_program
Timothy Arceri
2017-01-06
7
-41
/
+23
*
i965: get InfoLog and LinkStatus via the pointer in gl_program
Timothy Arceri
2017-01-06
1
-4
/
+4
*
i965: get shared_size from shader_info rather than gl_shader_program
Timothy Arceri
2017-01-06
1
-2
/
+2
*
i965: stop depending on gl_shader_program for brw_compute_vue_map() params
Timothy Arceri
2017-01-06
1
-1
/
+1
*
i965: pass gl_program to the brw_*_debug_recompile() functions
Timothy Arceri
2017-01-06
7
-138
/
+125
*
i965: Print VS output VUE map in Vulkan too.
Kenneth Graunke
2017-01-05
2
-3
/
+5
*
i965: Fix last slot calculations
Kenneth Graunke
2017-01-05
1
-3
/
+13
*
i965: add a kernel_features bitfield to intel screen
Iago Toral Quiroga
2017-01-05
5
-22
/
+59
*
i965/gen7: Enable OpenGL 4.0 in Haswell when supported
Iago Toral Quiroga
2017-01-05
2
-1
/
+4
*
i965: get rid of brw->can_do_pipelined_register_writes
Iago Toral Quiroga
2017-01-05
5
-10
/
+10
*
i965: Move the pipelined test for SO register access to the screen
Chris Wilson
2017-01-05
4
-73
/
+103
*
i965/disasm: remove printing hstride and width in align16 DF source regions
Samuel Iglesias Gonsálvez
2017-01-05
1
-4
/
+1
*
vec4: use DIM instruction when loading DF immediates in HSW
Samuel Iglesias Gonsálvez
2017-01-05
1
-0
/
+9
*
i965: remove unused brwInitVtbl declaration
Tapani Pälli
2017-01-04
1
-5
/
+0
*
i965: remove brw_context dependency from intel_batchbuffer_init()
Iago Toral Quiroga
2017-01-04
3
-28
/
+36
*
i965: make intel_batchbuffer_free() take a batchbuffer as argument
Iago Toral Quiroga
2017-01-04
3
-6
/
+6
*
i965: make intel_batchbuffer_emit_dword() take a batchbuffer as argument
Iago Toral Quiroga
2017-01-04
2
-12
/
+12
*
i965: Make intel_bachbuffer_reloc() take a batchbuffer argument
Iago Toral Quiroga
2017-01-04
3
-15
/
+15
*
i965: Remove perf monitor/query backend
Robert Bragg
2017-01-03
6
-1597
/
+1
*
i965/vec4: enable ARB_gpu_shader_fp64 for Haswell
Iago Toral Quiroga
2017-01-03
1
-0
/
+3
[next]