summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/intel
Commit message (Expand)AuthorAgeFilesLines
* i965: add ARB_texture_rgb10_a2ui supportJordan Justen2012-08-141-0/+1
* intel: Fix rendering to a multisample front bufferChad Versace2012-08-141-0/+10
* intel: Clean up intel_flush_frontChad Versace2012-08-141-4/+5
* intel: Refactor intel_downsample_for_dri2_flushChad Versace2012-08-143-30/+34
* intel: Implement ARB_texture_storageIan Romanick2012-08-142-0/+27
* i965: Validate API and version in brwCreateContextIan Romanick2012-08-131-2/+6
* i915: Validate API and version in i915CreateContextIan Romanick2012-08-131-0/+4
* i830: Validate API and version before calling i830CreateContextIan Romanick2012-08-131-0/+18
* intel: In the i915 driver, the chipset cannot be i965Ian Romanick2012-08-131-8/+5
* dri: Pass API_OPENGL_CORE through to the driversIan Romanick2012-08-131-0/+17
* intel: Reserve enough space to finish occlusion queries on Gen6.Kenneth Graunke2012-08-121-1/+11
* intel: Move finish_batch() call before MI_BATCH_BUFFER_END and padding.Kenneth Graunke2012-08-121-3/+3
* i965: Add perf debug for stalls during shader compiles.Eric Anholt2012-08-122-0/+14
* intel: Add performance debug for some common GPU stalls.Eric Anholt2012-08-122-1/+13
* i965: Add INTEL_DEBUG=perf for failure to compile 16-wide shaders.Eric Anholt2012-08-121-0/+5
* intel: Rename INTEL_DEBUG=fall to INTEL_DEBUG=perf.Eric Anholt2012-08-123-5/+6
* mesa: Remove unnecessary parameters from AllocTextureImageBufferPauli Nieminen2012-08-122-8/+5
* mesa: Remove unnecessary parameters from TexImagePauli Nieminen2012-08-121-13/+9
* intel: Always downsample in intel_miptree_map_multisampleChad Versace2012-08-091-3/+0
* intel: Make the length for PIPE_CONTROL explicit.Kenneth Graunke2012-08-082-9/+9
* i965: Enable uniform buffer objects on gen6+.Eric Anholt2012-08-071-0/+1
* i965: Add an offset argument to constant buffer setup.Eric Anholt2012-08-071-0/+1
* mesa: Replace VersionMajor/VersionMinor with a Version field.Eric Anholt2012-08-071-3/+1
* intel: Fix compiler warnings from winsys msaa.Eric Anholt2012-08-071-1/+1
* intel: Advertise multisample DRI2 configs on gen >= 6Chad Versace2012-08-071-3/+51
* intel: Clarify intel_screen_make_configsChad Versace2012-08-071-20/+16
* dri: Simplify use of driConcatConfigsChad Versace2012-08-071-8/+2
* intel: Refactor creation of DRI2 configsChad Versace2012-08-071-91/+98
* intel: Downsample on DRI2 flushChad Versace2012-08-071-0/+31
* intel: Support mapping multisample miptreesChad Versace2012-08-072-6/+126
* intel: Refactor use of intel_miptree_mapChad Versace2012-08-071-15/+50
* intel: Refactor intel_miptree_map/unmapChad Versace2012-08-071-17/+50
* i965: Mark needed downsamples for msaa winsys buffersChad Versace2012-08-072-0/+13
* intel: Define functions for up/downsampling on miptreesChad Versace2012-08-071-2/+72
* intel: Allocate miptree for multisample DRI2 buffersChad Versace2012-08-073-8/+162
* intel: Refactor creation of hiz and mcs miptreesChad Versace2012-08-072-16/+19
* intel: Set num samples for winsys renderbuffersChad Versace2012-08-073-11/+21
* intel: Refactor quantize_num_samplesChad Versace2012-08-072-3/+7
* intel: Update stale comment for intel_miptree_slice::mapChad Versace2012-08-071-2/+2
* i965: add more Haswell PCI IDsPaulo Zanoni2012-08-072-4/+98
* mesa: Make ARB_sampler_objects mandatoryPauli Nieminen2012-08-011-1/+0
* i965/msaa: Allow GL_SAMPLES to be set to 1 prior to Gen6.Paul Berry2012-08-011-1/+9
* i965/msaa: Treat GL_SAMPLES=1 as equivalent to GL_SAMPLES=0.Paul Berry2012-08-011-3/+3
* intel: Use consistent pattern in intelCreateBufferChad Versace2012-08-011-4/+2
* intel: Decrease nesting level in intelCreateBufferChad Versace2012-08-011-66/+63
* intel: Remove dead code in intelAllocateBufferChad Versace2012-08-011-85/+7
* intel: add support for using API_OPENGL_COREJordan Justen2012-07-301-1/+1
* i965/msaa: Use MESA_FORMAT_R8 for MCS buffer.Paul Berry2012-07-271-1/+1
* intel: Make more consistent use of _mesa_is_{user,winsys}_fbo()Paul Berry2012-07-266-8/+12
* i965/msaa: Switch on 8x MSAA for Gen7.Paul Berry2012-07-241-2/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 10:21:59 +0000