aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/intel/intel_span.c
Commit message (Collapse)AuthorAgeFilesLines
* intel: Add span code for z24 without stencil.Eric Anholt2009-02-261-2/+22
| | | | | | | | It seems that in this case the Mesa code is handing us x8z24 values instead of z24s8 values, so we need to not do the rotation. Fixes half of OGLconform depthrange.c. Bug #19447.
* intel: make template wrappers for the spans templates.Eric Anholt2009-02-251-187/+48
| | | | | This is insanity, but so is copying the same blocks containing the actual interesting code in the file three times each for the different tile formats.
* intel: fix check for Y orientation in span functions.Brian Paul2009-01-291-4/+4
|
* intel: clean up more pf mess.Eric Anholt2009-01-271-6/+3
|
* intel: SW fallback maps texture images, not texture coordinatesIan Romanick2009-01-141-2/+2
|
* intel: Don't keep intel->pClipRects, and instead just calculate it when needed.Eric Anholt2008-10-281-82/+59
| | | | | | | This avoids issues with dereferencing stale cliprects around intel_draw_buffer time. Additionally, take advantage of cliprects staying constant for FBOs and DRI2, and emit cliprects in the batchbuffer instead of having to flush batch each time they change.
* mesa: added "main/" prefix to includes, remove some -I paths from ↵Brian Paul2008-09-181-4/+4
| | | | Makefile.template
* intel: track move of bo_exec from drivers to bufmgr.Eric Anholt2008-09-101-1/+0
|
* Revert "Revert "Merge branch 'drm-gem'""Dave Airlie2008-08-241-135/+541
| | | | This reverts commit 7c81124d7c4a4d1da9f48cbf7e82ab1a3a970a7a.
* Revert "Merge branch 'drm-gem'"Dave Airlie2008-08-241-541/+135
| | | | | | | | This reverts commit 53675e5c05c0598b7ea206d5c27dbcae786a2c03. Conflicts: src/mesa/drivers/dri/i965/brw_wm_surface_state.c
* Merge branch 'drm-gem'Eric Anholt2008-08-081-135/+541
|\ | | | | | | | | | | | | | | | | Conflicts: src/mesa/drivers/dri/intel/intel_span.c src/mesa/main/fbobject.c This converts the i915 driver to use the GEM interfaces for object management.
| * intel: Don't return a renderbuffer with alpha when just GL_RGB is requested.Eric Anholt2008-07-261-0/+64
| | | | | | | | | | Fixes oglconform rbGetterFuncs testcase. The span code for this mode hasn't actually been tested.
| * intel: Add a little span cache to spead up readpixels by cutting syscalls.Eric Anholt2008-07-231-12/+36
| |
| * intel-gem: Use pread/pwrite for span access.Eric Anholt2008-07-231-161/+111
| | | | | | | | | | This will avoid clflushing entire buffers for small acesses, such as those commonly used by regression tests.
| * intel: move renderbuffer mapping to separate functions.Eric Anholt2008-07-231-52/+51
| | | | | | | | | | | | | | This lets us avoid duplicated code for doing so, including the depthstencil paths that aren't covered by SpanRenderStart/Finish. Those paths were missing the span funcs setup, leading to a null dereference in the fbotexture demo.
| * intel-gem: Disable spantmp sse/mmx functions when tile swizzling.Eric Anholt2008-07-151-0/+4
| | | | | | | | | | | | | | Those functions rely on being able to treat the GET_PTR returned value as an array indexed by x, but that's not the case for our tiling. Bug #16387
| * drm-gem: Use new GEM ioctls for tiling state, and support new swizzle modes.Eric Anholt2008-07-111-76/+78
| |
| * intel: span rendering requires just a flush before starting, not finish.Eric Anholt2008-07-021-1/+1
| | | | | | | | The dri_bo_map()s that follow will take care of idling the hardware as needed.
| * intel-gem: Fix y-tile swizzling for our G965 with swizzle_mode=1.Eric Anholt2008-07-021-0/+10
| | | | | | | | | | Apparently in Y mode we get bit 6 ^ bit 9. The reflect demo in 'd' mode now displays correctly.
| * intel-gem: Fix Y-tiling span setup.Eric Anholt2008-07-021-3/+4
| | | | | | | | | | | | | | | | | | The boolean that the server gives us for whether the region is tiled was getting used as the enum for what tiling mode. Instead, guess the correct tiling in screen setup. Also, fix the Y-tiling pitch setup. The pitch to the next tile in Y is 32 scanlines, not 8.
| * intel-gem: Move bit 6 x tiling swizzle to a driconf option, and add new mode.Eric Anholt2008-07-011-17/+34
| | | | | | | | | | | | It turns out that it's not just deviceID dependent, and there's some additional undefined factor that determines the bit 6 swizzling. It's now controllable with swizzle_mode=[012] until we get a response on how to automatically detect.
| * [intel-gem] Bug #16326: Fix X tile unswizzling on 965.Eric Anholt2008-06-171-0/+26
| | | | | | | | Apparently a bit gets flipped in the addressing for some rows of each tile.
| * [intel-GEM] Add tiling support to swrast.Keith Packard2008-05-061-12/+315
| | | | | | | | | | Accessing tiled surfaces without using the fence registers requires that software deal with the address swizzling itself.
* | dri: Fix write/read depth buffer issue under 16bpp mode. See bug #16646Xiang, Haihao2008-08-051-1/+4
|/
* i965: fix segfault caused by commit e131c46b20241737ceba4856dbe01dcca6dd2c03.Xiang, Haihao2008-01-101-6/+6
|
* Simplify ctx->_NumColorDrawBuffers, _ColorDrawBuffers and fix bug 13835.Brian2008-01-061-15/+12
| | | | | | | | | | | These fields are no longer indexed by shader output. Now, we just have a simple array of renderbuffer pointers. If the shader writes to gl_FragData[i], send those colors to the N _ColorDrawBuffers. Otherwise, replicate the single gl_FragColor (or the fixed-function color) to the N _ColorDrawBuffers. A few more changes and simplifications can follow from this...
* [intel] Move bufmgr back to context instead of screen, fixing glthreads.Eric Anholt2007-12-121-12/+12
| | | | | | | | Putting the bufmgr in the screen is not thread-safe since the emit_reloc changes. It also led to a significant performance hit from pthread usage for the attempted thread-safety (up to 12% of a cpu spent on refcounting protection in single-threaded 965). The motivation had been to allow multi-context bufmgr sharing in classic mode, but it wasn't worth the cost.
* [intel] Move over files that will be shared with 965-fbo work.Eric Anholt2007-11-091-0/+409