index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Move sampler state to state streaming.
Eric Anholt
2011-04-29
9
-238
/
+143
*
i965/gen4: Move WM state to state streaming.
Eric Anholt
2011-04-29
5
-192
/
+125
*
i965/gen6: Move the depth/stencil state to state streaming.
Eric Anholt
2011-04-29
5
-131
/
+50
*
i965/gen6: Move the blend state to state streaming.
Eric Anholt
2011-04-29
4
-111
/
+40
*
i965/gen6: Move the color calc state to state streaming.
Eric Anholt
2011-04-29
4
-78
/
+21
*
i965: Move the CC VP to state streaming.
Eric Anholt
2011-04-29
10
-99
/
+32
*
i965/gen6: Move the SF VP to state streaming.
Eric Anholt
2011-04-29
5
-30
/
+20
*
i965/gen6: Move the clip VP to state streaming.
Eric Anholt
2011-04-29
4
-21
/
+22
*
i965/gen6: Stream the VS push constants.
Eric Anholt
2011-04-29
5
-35
/
+62
*
i965/gen6: Stream the WM push constants.
Eric Anholt
2011-04-29
4
-22
/
+19
*
i965: Give the push constants and pull constants unique function names.
Eric Anholt
2011-04-29
2
-4
/
+4
*
i965: Fix fragcoord_w on gen6 with 16-wide.
Eric Anholt
2011-04-29
1
-5
/
+5
*
i965/fs: Add support for compute-to-mrf in 16-wide mode.
Eric Anholt
2011-04-26
1
-11
/
+52
*
i965/fs: Typo fix a comment.
Eric Anholt
2011-04-26
1
-1
/
+1
*
i965/fs: Enable constant propagation in 16-wide.
Eric Anholt
2011-04-26
1
-5
/
+3
*
i965/fs: Fix and enable the instruction scheduler for 16-wide.
Eric Anholt
2011-04-26
1
-8
/
+42
*
i965/fs: Add support for 16-wide dispatch with uniforms in use.
Eric Anholt
2011-04-26
2
-8
/
+53
*
i965/fs: Add a little whitespace between shader dumping debug.
Eric Anholt
2011-04-26
1
-1
/
+5
*
i965/fs: Add support for compr4 MRF writes.
Eric Anholt
2011-04-26
1
-14
/
+18
*
i965/fs: Add support for 16-wide dispatch on gen5.
Eric Anholt
2011-04-26
3
-12
/
+93
*
i965/fs: Add initial support for 16-wide dispatch on gen6.
Eric Anholt
2011-04-26
6
-81
/
+210
*
i965/fs: Add support for discard instructions in 16-wide mode.
Eric Anholt
2011-04-26
1
-0
/
+3
*
i965/fs: Add support for math instructions in 16-wide mode.
Eric Anholt
2011-04-26
3
-14
/
+45
*
i965/fs: Fix interference calculation of pixel_[xy] in 16-wide.
Eric Anholt
2011-04-26
1
-0
/
+23
*
i965/fs: Disable some optimization passes under 16-wide for now.
Eric Anholt
2011-04-26
2
-0
/
+15
*
i965/fs: Add support for 16-wide texturing on gen5+.
Eric Anholt
2011-04-26
1
-21
/
+29
*
i965/fs: Add support for computing pixel_[xy] in 16-wide.
Eric Anholt
2011-04-26
2
-10
/
+46
*
i965/fs: Add support for 16-wide dispatch to the register allocator.
Eric Anholt
2011-04-26
1
-19
/
+37
*
i965: Move the destination reg setup for 8/16 wide to the emit code.
Eric Anholt
2011-04-26
4
-10
/
+6
*
i965: Don't double-emit fragment.color writes for MRT with ARB_fp.
Eric Anholt
2011-04-23
2
-35
/
+19
*
i965: Fill in the remaining fields of gen5+ sampler default color.
Eric Anholt
2011-04-23
1
-4
/
+14
*
i965: Fix batch decode for the gen5+ sampler default color.
Eric Anholt
2011-04-23
1
-6
/
+24
*
intel: Add support for ARB_sampler_objects.
Eric Anholt
2011-04-23
4
-29
/
+38
*
i965: Add support for NV_conditional_render.
Eric Anholt
2011-04-23
1
-0
/
+4
*
i965: Add support for ARB_texture_compression_rgtc.
Eric Anholt
2011-04-23
1
-0
/
+4
*
i965: gl_fragment_program::FogOption is always GL_NONE so don't check it
Ian Romanick
2011-04-21
1
-5
/
+0
*
i965: Remove dead vertex buffer structs.
Kenneth Graunke
2011-04-20
1
-25
/
+0
*
intel: Add support for ARB_color_buffer_float.
Eric Anholt
2011-04-20
8
-10
/
+27
*
intel: Add support for ARB_texture_float.
Eric Anholt
2011-04-20
1
-1
/
+31
*
i965: Convert 3DPRIMITIVE command from struct-style to OUT_BATCH style.
Kenneth Graunke
2011-04-18
3
-46
/
+37
*
i965: Allocate the whole URB to the VS and fix calculations for Gen6.
Kenneth Graunke
2011-04-18
3
-19
/
+25
*
i965: Quit spamming gen6 DP read/write send instructions with gen5 bits.
Eric Anholt
2011-04-17
1
-6
/
+0
*
i965/fs: Add gen6 register spilling support.
Eric Anholt
2011-04-17
5
-31
/
+58
*
i965/fs: Constant-fold immediates in src0 of SEL instructions.
Eric Anholt
2011-04-13
4
-0
/
+16
*
i965/fs: Constant-fold immediates in src0 of CMP instructions.
Eric Anholt
2011-04-13
3
-0
/
+45
*
i965: Change assertion condition from implicit to explicit
Chad Versace
2011-04-12
1
-2
/
+1
*
i965: Define BRW_DEPTHFORMAT_D24_UNORM_X8_UINT
Chad Versace
2011-04-12
1
-0
/
+1
*
i965: Document brw_context.state.depth_region
Chad Versace
2011-04-12
2
-1
/
+23
*
i965: Remove unnecessary release/reference of brw_context.state.depth_region
Chad Versace
2011-04-12
1
-6
/
+4
*
i965: Add comments about URB size units and limits.
Kenneth Graunke
2011-04-12
2
-4
/
+10
[next]