summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965
Commit message (Expand)AuthorAgeFilesLines
* intel: Fix failure to commit -a --amend before last push.Eric Anholt2009-08-191-1/+1
* intel: Align cubemap texture height to its padding requirements.Eric Anholt2009-08-191-0/+10
* i965: disable bounds checking on arrays with stride 0Roland Scheidegger2009-08-151-1/+1
* i965: Add support for GL_ARB_seamless_cube_mapIan Romanick2009-08-141-17/+27
* i965: fix cube map on IGDNGXiang, Haihao2009-08-131-5/+8
* Merge branch 'new-frag-attribs'Brian Paul2009-08-121-27/+34
|\
| * mesa: add new FRAG_ATTRIB_FACE and FRAG_ATTRIB_PNTC fragment program inputsBrian Paul2009-07-291-27/+34
* | i965: Make the cube mapping RCP use a writemask.Eric Anholt2009-08-121-2/+2
* | i965: Allocate destination registers for GLSL TEX instructions contiguously.Eric Anholt2009-08-121-0/+24
* | i965: drop dead scalar handling in GLSL.Eric Anholt2009-08-122-14/+0
* | i965: Correct brw_wm_nr_args for WM_DELTAXY and WM_PIXELXY.Eric Anholt2009-08-121-2/+2
* | i965: Drop GLSL ABS code, which is translated away in brw_wm_fp.Eric Anholt2009-08-121-20/+0
* | i965: Drop code for emitting OPCODE_SUB, since brw_wm_fp.c makes it an ADD.Eric Anholt2009-08-121-21/+0
* | i965: Store the dispatch width in the WM compile struct.Eric Anholt2009-08-122-0/+3
* | i965: Handle scalar result swizzling in shared GLSL/non-GLSL code.Eric Anholt2009-08-125-69/+103
* | i965: Flag ARL-using programs as requiring brw_wm_glsl.cEric Anholt2009-08-121-0/+1
* | i965: Remove some unused WM opcode args.Eric Anholt2009-08-121-6/+4
* | i965: Avoid re-uploading the index buffer when we don't need to.Eric Anholt2009-08-125-16/+55
* | vbo: Avoid extra validation of DrawElements.Eric Anholt2009-08-122-38/+16
* | i965: Use _MaxElement instead of index-calculated min/max for VBO bounds.Eric Anholt2009-08-121-2/+3
* | i965: Add a note justifying domain choice for the SF VP.Eric Anholt2009-08-071-0/+3
* | i965: Replace the subroutine-skipping jump in VS with a NOP if it's a NOP.Eric Anholt2009-08-071-1/+5
* | i965: minor context commentsBrian Paul2009-08-071-1/+5
* | i965: Fix source depth reg setting for FSes reading and writing to depth.Eric Anholt2009-08-053-1/+5
* | i965: Fix dangerous warning I let slip in.Eric Anholt2009-08-041-1/+1
* | i965: Respect CondSwizzle in OPCODE_IF.Eric Anholt2009-08-041-1/+21
* | i965: Emit conditional code updates as required for GLSL VS if statements.Eric Anholt2009-08-041-0/+13
* | i965: Don't set pop_count in the reserved MBZ area of IF statements.Eric Anholt2009-08-041-1/+1
* | i965: Print out ELSE and ENDIF src1 arguments like IF does.Eric Anholt2009-08-041-2/+2
* | intel: Add support for EXT_provoking_vertex.Eric Anholt2009-08-041-4/+14
* | i965: Spell "conditional" correctly.Eric Anholt2009-08-043-16/+16
* | i965: Hook up the disassembler for INTEL_DEBUG={wm,vs}.Eric Anholt2009-08-048-12/+47
* | i965: Initial import of disasm code from intel-gen4asm.Eric Anholt2009-08-041-0/+901
* | i965: warning fixEric Anholt2009-08-041-1/+1
* | i965: Fix RECT shadow sampling by not losing the other texcoords.Eric Anholt2009-08-041-1/+5
* | i965: Assert that the offset in the VBO is below the VBO size.Eric Anholt2009-08-031-0/+14
* | i965: Even if no VS inputs are set, still load some amount of URB as required.Eric Anholt2009-08-031-0/+11
* | i965: Make sure the VS URB size is big enough to fit a VF VUE.Eric Anholt2009-08-031-2/+8
* | i965: Don't emit bad packets when no VBs are referenced.Eric Anholt2009-08-031-0/+22
* | i965: Calculate enabled[] and nr_enabled once and re-use the values.Eric Anholt2009-08-032-29/+18
* | Rename TGSI LOOP instruction to better match theri usage.Michal Krol2009-07-311-1/+1
* | i965: Postpone ff_sync message in CLIP kernel on IGDNGXiang, Haihao2009-07-306-20/+53
|/
* i965: Don't clip everything if FRONT_AND_BACK culling while culling disabled.Eric Anholt2009-07-201-1/+2
* i965: Add missing state dependency of sf_unit on _NEW_BUFFERS.Eric Anholt2009-07-161-2/+4
* i965: the offset of any branch/jump instruction is in unit of 64bits on IGDNGXiang, Haihao2009-07-152-6/+24
* i965: add support for new chipsetsXiang, Haihao2009-07-1327-130/+762
* i965: Remove BRW_NEW_INPUT_VARYINGEric Anholt2009-07-073-10/+1
* i965: fixes for JMPIXiang, Haihao2009-07-023-10/+14
* i965: Increase G4X default VS URB allocation to actually allow 32 threads.Eric Anholt2009-06-301-3/+14
* i965: first attempt at handling URB overflow when there's too many vs outputsBrian Paul2009-06-302-4/+49
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 17:21:41 +0000