index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Replace broken handling of dead code with an assert.
Eric Anholt
2011-01-14
1
-10
/
+12
*
i965: Add an invalidation of live intervals after register splitting.
Eric Anholt
2011-01-14
1
-0
/
+1
*
i965: fix fbo-srgb on i965.
Dave Airlie
2011-01-14
1
-0
/
+5
*
i965: Remove unnecessary headers.
Vinson Lee
2011-01-13
1
-2
/
+0
*
i965/fs: Do flat shading when appropriate.
Eric Anholt
2011-01-12
2
-20
/
+42
*
i965: Clarify when we need to (re-)calculate live intervals.
Eric Anholt
2011-01-12
3
-5
/
+27
*
i965/vs: When MOVing to produce ABS, strip negate of the operand.
Eric Anholt
2011-01-12
1
-0
/
+1
*
i965/fs: When producing ir_unop_abs of an operand, strip negate.
Eric Anholt
2011-01-12
1
-0
/
+1
*
i965: Tighten up the check for flow control interfering with coalescing.
Eric Anholt
2011-01-11
1
-12
/
+26
*
i965: Remove dead fallback for stencil _Enabled but no stencil buffer.
Eric Anholt
2011-01-11
1
-8
/
+0
*
i965: Use a new miptree to avoid software fallbacks due to drawing offset.
Eric Anholt
2011-01-10
1
-28
/
+1
*
Revert "intel: Always allocate miptrees from level 0, not tObj->BaseLevel."
Eric Anholt
2011-01-10
3
-10
/
+15
*
i965: Add #defines for HiZ and separate stencil buffer commands.
Kenneth Graunke
2011-01-10
1
-0
/
+3
*
i965: Add new HiZ related bits to WM_STATE.
Kenneth Graunke
2011-01-10
1
-1
/
+8
*
i965: Rename more #defines to 3DSTATE rather than CMD or CMD_3D.
Kenneth Graunke
2011-01-10
3
-22
/
+22
*
i965: Remove unused #defines which only contain the sub-opcode.
Kenneth Graunke
2011-01-10
1
-22
/
+0
*
intel: Add a vtbl hook for determining if a format is renderable.
Eric Anholt
2011-01-07
3
-1
/
+18
*
i965: Avoid double-negation of immediate values in the VS.
Eric Anholt
2011-01-07
1
-4
/
+3
*
i965: Rename various gen6 #defines to match the documentation.
Kenneth Graunke
2011-01-06
12
-33
/
+33
*
intel: Always allocate miptrees from level 0, not tObj->BaseLevel.
Eric Anholt
2011-01-05
3
-15
/
+10
*
intel: Clarify first_level/last_level vs baselevel/maxlevel by deletion.
Eric Anholt
2011-01-05
3
-6
/
+5
*
i965: Simplify the renderbuffer setup code.
Eric Anholt
2011-01-05
1
-102
/
+93
*
i965: Add support for SRGB DXT1 formats.
Eric Anholt
2011-01-04
2
-1
/
+5
*
i965: Use last vertex convention for quad provoking vertex on sandybridge
Zhenyu Wang
2011-01-04
1
-0
/
+7
*
i965: Correct comment for gen6 fb write control message setting
Zhenyu Wang
2011-01-04
1
-1
/
+3
*
i965: Fix provoking vertex select in clip state for sandybridge
Zhenyu Wang
2011-01-04
1
-1
/
+4
*
i965: Do lowering of array indexing of a vector in the FS.
Eric Anholt
2010-12-28
1
-0
/
+1
*
i965: Fix regression in FS comparisons on original gen4 due to gen6 changes.
Eric Anholt
2010-12-28
2
-4
/
+32
*
i965: Factor out the ir comparision to BRW_CONDITIONAL_* code.
Eric Anholt
2010-12-28
1
-80
/
+34
*
i965: Fix occlusion query on sandybridge
Zhenyu Wang
2010-12-28
1
-0
/
+6
*
Revert "i965: upload multisample state for fragment program change"
Zhenyu Wang
2010-12-28
3
-38
/
+25
*
i965: don't spawn GS thread for LINELOOP on Sandybridge
Xiang, Haihao
2010-12-27
1
-1
/
+4
*
i965: Flatten if-statements beyond depth 16 on pre-gen6.
Kenneth Graunke
2010-12-27
1
-0
/
+10
*
i965: use align1 access mode for instructions with execSize=1 in VS
Xiang, Haihao
2010-12-24
1
-0
/
+2
*
i965: fix register region description
Xiang, Haihao
2010-12-24
1
-1
/
+1
*
i965: Remove unnecessary headers.
Vinson Lee
2010-12-23
1
-2
/
+0
*
i965: Keep around a copy of the VS constant surface dumping code.
Eric Anholt
2010-12-23
1
-0
/
+9
*
i965: Correct the dp_read message descriptor setup on g4x.
Eric Anholt
2010-12-23
3
-1
/
+23
*
i965: upload multisample state for fragment program change
Zhenyu Wang
2010-12-23
3
-25
/
+38
*
i965: explicit tell header present for fb write on sandybridge
Zhenyu Wang
2010-12-22
4
-8
/
+8
*
i965: Avoid using float type for raw moves, to work around SNB issue.
Eric Anholt
2010-12-21
2
-4
/
+8
*
i965: Set the alternative floating point mode on gen6 VS and WM.
Eric Anholt
2010-12-16
3
-0
/
+8
*
i965: Add support for using the BLT ring on gen6.
Eric Anholt
2010-12-13
3
-5
/
+7
*
i965: Improve the hacks for ARB_fp scalar^scalar POW on gen6.
Eric Anholt
2010-12-13
1
-36
/
+17
*
i965: Fix gl_FragCoord.z setup on gen6.
Eric Anholt
2010-12-13
1
-2
/
+7
*
i956: Fix the old FP path fragment position setup on gen6.
Eric Anholt
2010-12-13
1
-18
/
+20
*
i965: Fix ARL to work on gen6.
Eric Anholt
2010-12-13
1
-1
/
+17
*
i965: Put common info on converting MESA_FORMAT to BRW_FORMAT in a table.
Eric Anholt
2010-12-10
1
-126
/
+42
*
i965: support for two-sided lighting on Sandybridge
Xiang, Haihao
2010-12-10
5
-6
/
+72
*
i965: Add support for gen6 reladdr VS constant loading.
Eric Anholt
2010-12-09
2
-11
/
+17
[next]