aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/intel_tex_validate.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Remove some unused includes of intel_blit.hJason Ekstrand2018-05-221-1/+0
* i965/miptree: Loosen the format check in miptree_match_imageJason Ekstrand2018-02-211-1/+1
* i965: Make texture validation code use texture objects, not units.Kenneth Graunke2018-01-311-15/+15
* i965: Pass tObj into intel_update_max_level instead of intel_obj.Kenneth Graunke2018-01-311-3/+3
* i965: fix unused var warnings in release buildTimothy Arceri2017-10-251-2/+1
* i965/miptree: Drop the invalidate parameter form copy_teximageJason Ekstrand2017-10-161-4/+2
* i965: drop brw->gen in favor of devinfo->genLionel Landwerlin2017-08-301-1/+2
* i965/miptree: Rework create flagsJason Ekstrand2017-08-071-2/+1
* i965/miptree: Delete MIPTREE_LAYOUT_TILING_(Y|ANY)Jason Ekstrand2017-08-071-2/+1
* i965/miptree: Use num_samples of 1 instead of 0 for single-sampledTopi Pohjolainen2017-07-201-1/+1
* i965: Drop unused return value from intel_finalize_mipmap_tree().Kenneth Graunke2016-06-241-6/+4
* i965: Move contents of brw_tex.c into intel_tex_validate.c.Kenneth Graunke2016-06-241-0/+19
* i965: include teximage.hBrian Paul2016-02-121-0/+1
* i965: Rename intel_miptree_get_dimensions_for_image()Anuj Phogat2015-09-281-2/+1
* i965: Rename MIPTREE_LAYOUT_ALLOC_* -> MIPTREE_LAYOUT_TILING_*.Matt Turner2015-08-061-1/+1
* i965: Push miptree tiling request into flagsBen Widawsky2015-07-161-2/+3
* Revert "i965: Push miptree tiling request into flags"Ben Widawsky2015-07-161-3/+2
* i965: Push miptree tiling request into flagsBen Widawsky2015-07-161-2/+3
* i965: Consolidate certain miptree params to flagsBen Widawsky2015-06-121-2/+1
* i965: Fix textureSize for Lod > 0 with non-mipmap filtersIago Toral Quiroga2015-05-181-2/+4
* i965/gen4-5: Cope with immutable-format texture revalidationChris Forbes2015-03-141-3/+10
* i965: Allow forcing miptree->array_layout = ALL_SLICES_AT_EACH_LODJordan Justen2014-08-151-1/+2
* i965: Delete stale "pre-gen4" comment in texture validation code.Kenneth Graunke2014-08-021-5/+0
* i965: Add _Format to intel_texobj.Chris Forbes2014-04-101-0/+1
* i965: Ensure that texture validation is skipped for immutable textures.Chris Forbes2014-04-101-0/+5
* i965: Add missing license to intel_tex_validate.c.Eric Anholt2013-09-301-0/+23
* i965: Always allocate validated miptrees from level 0.Eric Anholt2013-09-301-6/+5
* i965: Don't relayout a texture just for baselevel changes.Eric Anholt2013-09-301-24/+36
* i965: Delete intel_context entirely.Kenneth Graunke2013-07-091-2/+1
* i965: Shorten context base class dereference chains.Kenneth Graunke2013-07-091-1/+1
* i965: Pass brw_context to functions rather than intel_context.Kenneth Graunke2013-07-091-3/+4
* i965: Replace #include "intel_context.h" with brw_context.h.Kenneth Graunke2013-07-091-1/+1
* i965: Move the rest of intel_tex_layout.c into brw_tex_layout.c.Kenneth Graunke2013-07-031-1/+0
* i965: Move the remaining intel code to the i965 directory.Eric Anholt2013-06-261-1/+141
* [965] Move to using shared texture management code.Eric Anholt2007-12-161-265/+1
* [965] Convert the driver to dri_bufmgr interface and enable TTM.Eric Anholt2007-12-071-2/+5
* [965] Replace 965 texture format code with common code.Eric Anholt2007-11-201-24/+0
* Revert "WIP 965 conversion to dri_bufmgr."Eric Anholt2007-09-271-1/+1
* WIP 965 conversion to dri_bufmgr.Eric Anholt2007-09-271-1/+1
* i965: set mt->cpp differently with compressed textureXiang, Haihao2007-08-101-3/+33
* Replace texobj->Complete with texobj->_Complete since it's a derived field.Brian2007-06-111-1/+1
* Add accelerated CopyPixels for non-overlapping, 1:1 blits.Eric Anholt2006-11-291-0/+3
* Catch a couple of cases where we would have to delete and recreate theKeith Whitwell2006-09-211-3/+6
* Cope with memory pool fragmentation by allowing a second attempt atKeith Whitwell2006-09-071-21/+26
* Add Intel i965G/Q DRI driver.Eric Anholt2006-08-091-0/+245
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 12:15:44 +0000