index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
intel_mipmap_tree.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Move front buffer rendering fields from intel_context to brw.
Kenneth Graunke
2013-07-09
1
-1
/
+1
*
i965: Pass brw_context to functions rather than intel_context.
Kenneth Graunke
2013-07-09
1
-137
/
+153
*
i965: Replace #include "intel_context.h" with brw_context.h.
Kenneth Graunke
2013-07-09
1
-1
/
+1
*
i965: Move the rest of intel_tex_layout.c into brw_tex_layout.c.
Kenneth Graunke
2013-07-03
1
-1
/
+0
*
i965: Push intel_get_texture_alignment_unit call into brw_miptree_layout
Kenneth Graunke
2013-07-03
1
-3
/
+0
*
i965: Move is_hiz_depth_format out of the vtable.
Kenneth Graunke
2013-07-03
1
-2
/
+2
*
i965: Drop #ifdef I915 code.
Eric Anholt
2013-06-28
1
-44
/
+0
*
i965: Drop code checking for gen <= 3.
Eric Anholt
2013-06-28
1
-3
/
+2
*
i965,i915: Return early if miptree allocation fails
Chad Versace
2013-06-27
1
-0
/
+2
*
i965: Move the remaining intel code to the i965 directory.
Eric Anholt
2013-06-26
1
-1
/
+2349
*
[965] Move to using shared texture management code.
Eric Anholt
2007-12-16
1
-260
/
+1
*
[intel] Whitespace and comment changes to bring intel_mipmap_tree.c closer.
Eric Anholt
2007-12-15
1
-40
/
+41
*
[965] Use shared intel_regions.c.
Eric Anholt
2007-12-15
1
-12
/
+11
*
[965] Convert the driver to dri_bufmgr interface and enable TTM.
Eric Anholt
2007-12-07
1
-1
/
+1
*
[965] Convert DBG macro to use FILE_DEBUG_FLAG like i915.
Eric Anholt
2007-11-19
1
-0
/
+2
*
[965] Replace various alignment code with a shared ALIGN() macro.
Eric Anholt
2007-10-04
1
-2
/
+2
*
Revert "WIP 965 conversion to dri_bufmgr."
Eric Anholt
2007-09-27
1
-1
/
+1
*
WIP 965 conversion to dri_bufmgr.
Eric Anholt
2007-09-27
1
-1
/
+1
*
i965: align width/height for volume texture
Xiang, Haihao
2007-08-17
1
-0
/
+1
*
i965/i915tex: applying right alignment to compressed texture,
Xiang, Haihao
2007-08-10
1
-3
/
+13
*
i965: set mt->cpp differently with compressed texture
Xiang, Haihao
2007-08-10
1
-1
/
+1
*
Cope with memory pool fragmentation by allowing a second attempt at
Keith Whitwell
2006-09-07
1
-17
/
+19
*
Add Intel i965G/Q DRI driver.
Eric Anholt
2006-08-09
1
-0
/
+245