index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
gen7_l3_state.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
mesa: use gl_program for CurrentProgram rather than gl_shader_program
Timothy Arceri
2017-01-23
1
-3
/
+3
*
i965: add a kernel_features bitfield to intel screen
Iago Toral Quiroga
2017-01-05
1
-1
/
+1
*
i965: get rid of brw->can_do_pipelined_register_writes
Iago Toral Quiroga
2017-01-05
1
-2
/
+3
*
st/mesa/glsl/nir/i965: make use of new gl_shader_program_data in gl_shader_pr...
Timothy Arceri
2016-11-19
1
-2
/
+2
*
i965: use L3 data cache for SSBOs
Lionel Landwerlin
2016-10-05
1
-1
/
+2
*
intel/i965: make gen_device_info mutable
Lionel Landwerlin
2016-09-23
1
-4
/
+4
*
i965: Rename intelScreen to screen.
Kenneth Graunke
2016-09-20
1
-5
/
+5
*
intel: Pull the guts of gen7_l3_state.c into a shared helper
Jason Ekstrand
2016-09-03
1
-331
/
+37
*
intel: s/brw_device_info/gen_device_info/
Jason Ekstrand
2016-09-03
1
-8
/
+8
*
i965: Make all atoms to track BRW_NEW_BLORP by default
Kenneth Graunke
2016-04-23
1
-0
/
+1
*
i965: Consider tessellation in get_pipeline_state_l3_weights.
Kenneth Graunke
2016-02-11
1
-1
/
+6
*
i965: Rename define for the PIPE_CONTROL DC flush bit.
Francisco Jerez
2016-02-08
1
-2
/
+2
*
i965: Invalidate state cache before L3 partitioning set-up.
Francisco Jerez
2016-02-08
1
-0
/
+1
*
i965: Fix cache pollution race during L3 partitioning set-up.
Francisco Jerez
2016-02-08
1
-8
/
+23
*
i965: Work around L3 state leaks during context switches.
Francisco Jerez
2015-12-09
1
-4
/
+57
*
i965: Add debug flag to print out the new L3 state during transitions.
Francisco Jerez
2015-12-09
1
-0
/
+17
*
i965: Implement L3 state atom.
Francisco Jerez
2015-12-09
1
-0
/
+81
*
i965: Calculate appropriate L3 partition weights for the current pipeline state.
Francisco Jerez
2015-12-09
1
-0
/
+53
*
i965: Implement selection of the closest L3 configuration based on a vector o...
Francisco Jerez
2015-12-09
1
-0
/
+95
*
i965: Define and use REG_MASK macro to make masked MMIO writes slightly more ...
Francisco Jerez
2015-12-09
1
-1
/
+1
*
i965/hsw: Enable L3 atomics.
Francisco Jerez
2015-12-09
1
-0
/
+14
*
i965: Implement programming of the L3 configuration.
Francisco Jerez
2015-12-09
1
-0
/
+95
*
i965: Import tables enumerating the set of validated L3 configurations.
Francisco Jerez
2015-12-09
1
-0
/
+167